

DSP56302 OVERVIEW	1
SIGNAL/CONNECTION DESCRIPTIONS	2
MEMORY CONFIGURATION	3
CORE CONFIGURATION	4
GENERAL PURPOSE I/O	5
HOST INTERFACE (HI08)	6
ENHANCED SYNCHRONOUS SERIAL INTERFACE	7
SERIAL COMMUNICATION INTERFACE (SCI)	8
TIMER MODULE	9
ON-CHIP EMULATION MODULE	10
JTAG PORT	11
BOOTSTRAP PROGRAM	A
EQUATES	B
BSDL LISTING	C
PROGRAMMING REFERENCE	D
INDEX	I

1

DSP56302 OVERVIEW

2

SIGNAL/CONNECTION DESCRIPTIONS

3

MEMORY CONFIGURATION

4

CORE CONFIGURATION

5

GENERAL PURPOSE I/O

6

HOST INTERFACE (HI08)

7

ENHANCED SYNCHRONOUS SERIAL INTERFACE

8

SERIAL COMMUNICATION INTERFACE (SCI)

9

TIMER MODULE

10

ON-CHIP EMULATION MODULE

11

JTAG PORT

A

BOOTSTRAP PROGRAM

B

EQUATES

C

BSDL LISTING

D

PROGRAMMING REFERENCE

I

INDEX

Freescale Semiconductor, Inc.

DSP56302

24-Bit Digital Signal Processor User's Manual

Motorola, Incorporated
Semiconductor Products Sector
DSP Division
6501 William Cannon Drive West
Austin, TX 78735-8598

**For More Information On This Product,
Go to: www.freescale.com**

Freescale Semiconductor, Inc.


This document (and other documents) can be viewed on the World Wide Web at <http://www.motorola-dsp.com>.

This manual is one of a set of three documents. You need the following manuals to have complete product information: Family Manual, User's Manual, and Technical Data.

OnCE™ is a trademark of Motorola, Inc.

© MOTOROLA INC., 1996

Order this document by DSP56302UM/AD

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity / Affirmative Action Employer.

**For More Information On This Product,
Go to: www.freescale.com**

TABLE OF CONTENTS

SECTION 1	DSP56302 OVERVIEW	1-1
1.1	INTRODUCTION	1-3
1.2	MANUAL ORGANIZATION	1-3
1.3	MANUAL CONVENTIONS	1-5
1.4	DSP56302 FEATURES	1-6
1.5	DSP56302 CORE DESCRIPTION	1-7
1.5.1	General Features	1-7
1.5.2	Hardware Debugging Support	1-7
1.5.3	Reduced Power Dissipation	1-7
1.6	DSP56300 CORE FUNCTIONAL BLOCKS	1-8
1.6.1	Data ALU	1-8
1.6.1.1	Data ALU Registers	1-8
1.6.1.2	Multiplier-Accumulator (MAC)	1-9
1.6.2	Address Generation Unit (AGU)	1-9
1.6.3	Program Control Unit (PCU)	1-10
1.6.4	PLL and Clock Oscillator	1-11
1.6.5	JTAG Test Access Port and On-Chip Emulation (OnCE) Module	1-11
1.6.6	On-Chip Memory	1-12
1.6.7	Off-Chip Memory Expansion	1-13
1.7	INTERNAL BUSES	1-13
1.8	DSP56302 BLOCK DIAGRAM	1-14
1.9	DIRECT MEMORY ACCESS (DMA)	1-15
1.10	DSP56302 ARCHITECTURE OVERVIEW	1-15
1.10.1	GPIO Functionality	1-15
1.10.2	Host Interface (HI08)	1-16
1.10.3	Enhanced Synchronous Serial Interface (ESSI)	1-16
1.10.4	Serial Communications Interface (SCI)	1-17
1.10.5	Timer Module	1-17

SECTION 2	SIGNAL/CONNECTION DESCRIPTIONS	2-1
2.1	SIGNAL GROUPINGS	2-3
2.2	POWER	2-5
2.3	GROUND	2-6
2.4	CLOCK	2-7
2.5	PHASE LOCK LOOP (PLL)	2-7
2.6	EXTERNAL MEMORY EXPANSION PORT (PORT A)	2-8
2.6.1	External Address Bus	2-9
2.6.2	External Data Bus	2-9
2.6.3	External Bus Control	2-10
2.7	INTERRUPT AND MODE CONTROL	2-14
2.8	HOST INTERFACE (HI08)	2-16
2.8.1	Host Port Usage Considerations	2-17
2.8.2	Host Port Configuration	2-17
2.9	ENHANCED SYNCHRONOUS SERIAL INTERFACE 0 (ESSI0)	2-24
2.10	ENHANCED SYNCHRONOUS SERIAL INTERFACE 1 (ESSI1)	2-29
2.11	SERIAL COMMUNICATION INTERFACE (SCI)	2-32
2.12	TIMERS	2-34
2.13	ONCE/JTAG INTERFACE	2-35
SECTION 3	MEMORY CONFIGURATION	3-1
3.1	MEMORY SPACES	3-3
3.1.1	Program Memory Space	3-3
3.1.2	Data Memory Spaces	3-3
3.1.2.1	X Data Memory Space	3-4
3.1.2.2	Y Data Memory Space	3-4
3.1.3	Memory Space Configuration	3-5
3.2	RAM CONFIGURATION	3-5
3.2.1	On-Chip Program Memory (Program RAM)	3-6
3.2.2	On-Chip X Data Memory (X Data RAM)	3-6
3.2.3	On-Chip Y Data Memory (Y Data RAM)	3-7
3.2.4	Bootstrap ROM	3-7
3.3	MEMORY CONFIGURATIONS	3-7
3.3.1	Memory Space Configurations	3-7

3.3.2	RAM Configurations	3-8
3.4	MEMORY MAPS	3-9
3.5	INTERNAL I/O MEMORY MAP	3-18
SECTION 4 CORE CONFIGURATION		4-1
4.1	INTRODUCTION	4-3
4.2	OPERATING MODES	4-3
4.3	BOOTSTRAP PROGRAM	4-4
4.3.1	Mode 0: Expanded Mode	4-6
4.3.2	Mode 1: Bootstrap from Byte-Wide External Memory	4-6
4.3.3	Mode 2: Bootstrap Through SCI	4-6
4.3.4	Mode 3: Reserved	4-7
4.3.5	Mode 4: Bootstrap Through HI08 in ISA/DSP5630X Mode (8-Bit Wide Bus)	4-7
4.3.6	Mode 5: Bootstrap Through HI08 in HC11 Non-Multiplexed Mode	4-8
4.3.7	Mode 6: Bootstrap Through HI08 in 8051 Multiplexed Bus Mode	4-8
4.3.8	Mode 7: Bootstrap Through HI08 in 68302/68360 Bus Mode	4-9
4.3.9	Mode 8: Expanded Mode	4-9
4.4	INTERRUPT SOURCES AND PRIORITIES	4-9
4.4.1	Interrupt Sources	4-9
4.4.2	Interrupt Priority Levels	4-12
4.4.3	Interrupt Source Priorities within an IPL	4-14
4.5	DMA REQUEST SOURCES	4-16
4.6	OPERATING MODE REGISTER (OMR)	4-17
4.7	PLL CONTROL REGISTER	4-18
4.7.1	PCTL PLL Multiplication Factor Bits 0–11	4-18
4.7.2	PCTL XTAL Disable Bit (XTLD) Bit 16	4-18
4.7.3	PCTL PreDivider Factor Bits (PD0–PD3) Bits 20–23	4-18
4.8	DEVICE IDENTIFICATION REGISTER	4-18
4.9	AA CONTROL REGISTERS (AAR1–AAR4)	4-19
4.10	JTAG BOUNDARY SCAN REGISTER (BSR)	4-20

SECTION 5	GENERAL PURPOSE I/O	5-1
5.1	INTRODUCTION	5-3
5.2	PROGRAMMING MODEL	5-3
5.2.1	Port B Signals and Registers	5-3
5.2.2	Port C Signals and Registers	5-3
5.2.3	Port D Signals and Registers	5-4
5.2.4	Port E Signals and Registers	5-4
5.2.5	Triple Timer Signals	5-4
SECTION 6	HOST INTERFACE (HI08)	6-1
6.1	INTRODUCTION	6-3
6.2	HI08 FEATURES	6-3
6.2.1	Host to DSP Core Interface	6-3
6.2.2	HI08 to Host Processor Interface	6-4
6.3	HI08 HOST PORT SIGNALS	6-6
6.4	HI08 BLOCK DIAGRAM	6-7
6.5	HI08—DSP SIDE PROGRAMMER'S MODEL	6-8
6.5.1	Host Receive Data Register (HRX)	6-9
6.5.2	Host Transmit Data Register (HTX)	6-9
6.5.3	Host Control Register (HCR)	6-9
6.5.3.1	HCR Host Receive Interrupt Enable (HRIE) Bit 0	6-10
6.5.3.2	HCR Host Transmit Interrupt Enable (HTIE) Bit 1	6-10
6.5.3.3	HCR Host Command Interrupt Enable (HCIE) Bit 2	6-10
6.5.3.4	HCR Host Flags 2,3 (HF[3:2]) Bits 3, 4	6-10
6.5.3.5	HCR Reserved Bits 5-15	6-11
6.5.4	Host Status Register (HSR)	6-11
6.5.4.1	HSR Host Receive Data Full (HRDF) Bit 0	6-11
6.5.4.2	HSR Host Transmit Data Empty (HTDE) Bit 1	6-11
6.5.4.3	HSR Host Command Pending (HCP) Bit 2	6-11
6.5.4.4	HSR Host Flags 0, 1 (HF[1:0]) Bits 3, 4	6-12
6.5.4.5	HSR Reserved Bits 5-15	6-12
6.5.5	Host Base Address Register (HBAR)	6-12
6.5.5.1	HBAR Base Address (BA[10:3]) Bits 0-7	6-12
6.5.5.2	HBAR Reserved Bits 8-15	6-12
6.5.6	Host Port Control Register (HPCR)	6-13
6.5.6.1	HPCR Host GPIO Port Enable (HGEN) Bit 0	6-13

6.5.6.2	HPCR Host Address Line 8 Enable (HA8EN) Bit 1 . . .	6-14
6.5.6.3	HPCR Host Address Line 9 Enable (HA9EN) Bit 2 . . .	6-14
6.5.6.4	HPCR Host Chip Select Enable (HCSEN) Bit 3	6-14
6.5.6.5	HPCR Host Request Enable (HREN) Bit 4	6-14
6.5.6.6	HPCR Host Acknowledge Enable (HAEN) Bit 5	6-14
6.5.6.7	HPCR Host Enable (HEN) Bit 6	6-15
6.5.6.8	HPCR Reserved Bit 7	6-15
6.5.6.9	HPCR Host Request Open Drain (HROD) Bit 8	6-15
6.5.6.10	HPCR Host Data Strobe Polarity (HDSP) Bit 9	6-15
6.5.6.11	HPCR Host Address Strobe Polarity (HASP) Bit 10 . .	6-15
6.5.6.12	HPCR Host Multiplexed Bus (HMUX) Bit 11	6-15
6.5.6.13	HPCR Host Dual Data Strobe (HDDS) Bit 12	6-15
6.5.6.14	HPCR Host Chip Select Polarity (HCSP) Bit 13	6-16
6.5.6.15	HPCR Host Request Polarity (HRP) Bit 14	6-16
6.5.6.16	HPCR Host Acknowledge Polarity (HAP) Bit 15	6-17
6.5.7	Host Data Direction Register (HDDR)	6-17
6.5.8	Host Data Register (HDR)	6-17
6.5.9	DSP Side Registers After Reset	6-18
6.5.10	Host Interface DSP Core Interrupts	6-19
6.6	HI08—EXTERNAL HOST PROGRAMMER’S MODEL	6-20
6.6.1	Interface Control Register (ICR)	6-22
6.6.1.1	ICR Receive Request Enable (RREQ) Bit 0	6-23
6.6.1.2	ICR Transmit Request Enable (TREQ) Bit 1	6-23
6.6.1.3	ICR Double Host Request (HDRQ) Bit 2	6-23
6.6.1.4	ICR Host Flag 0 (HF0) Bit 3	6-24
6.6.1.5	ICR Host Flag 1 (HF1) Bit 4	6-24
6.6.1.6	ICR Host Little Endian (HLEND) Bit 5	6-24
6.6.1.7	ICR Reserved Bit 6	6-24
6.6.1.8	ICR Initialize Bit (INIT) Bit 7	6-24
6.6.2	Command Vector Register (CVR)	6-25
6.6.2.1	CVR Host Vector (HV[6:0]) Bits 0–6	6-25
6.6.2.2	CVR Host Command Bit (HC) Bit 7	6-25
6.6.3	Interface Status Register (ISR)	6-26
6.6.3.1	ISR Receive Data Register Full (RXDF) Bit 0	6-26
6.6.3.2	ISR Transmit Data Register Empty (TXDE) Bit 1	6-26
6.6.3.3	ISR Transmitter Ready (TRDY) Bit 2	6-27

6.6.3.4	ISR Host Flag 2 (HF2) Bit 3	6-27
6.6.3.5	ISR Host Flag 3 (HF3) Bit 4	6-27
6.6.3.6	ISR Reserved Bits 5, 6	6-27
6.6.3.7	ISR Host Request (HREQ) Bit 7.	6-27
6.6.4	Interrupt Vector Register (IVR)	6-28
6.6.5	Receive Byte Registers (RXH: RXM: RXL).	6-28
6.6.6	Transmit Byte Registers (TXH:TXM:TXL).	6-29
6.6.7	Host Side Registers After Reset	6-30
6.6.8	General Purpose I/O	6-30
6.7	SERVICING THE HOST INTERFACE	6-31
6.7.1	HI08 Host Processor Data Transfer	6-31
6.7.2	Polling	6-31
6.7.3	Servicing Interrupts	6-33
6.8	HI08 PROGRAMMING MODEL - QUICK REFERENCE. . .	6-34

SECTION 7	ENHANCED SYNCHRONOUS SERIAL INTERFACE	
	(ESSI)	7-1
7.1	INTRODUCTION	7-3
7.2	ENHANCEMENTS TO THE ESSI	7-3
7.3	ESSI DATA AND CONTROL SIGNALS	7-4
7.3.1	Serial Transmit Data Signal (STD)	7-4
7.3.2	Serial Receive Data Signal (SRD)	7-5
7.3.3	Serial Clock (SCK)	7-6
7.3.4	Serial Control Signal (SC0).	7-6
7.3.5	Serial Control Signal (SC1).	7-7
7.3.6	Serial Control Signal (SC2).	7-8
7.4	ESSI PROGRAMMING MODEL	7-8
7.4.1	ESSI Control Register A (CRA).	7-10
7.4.1.1	CRA Prescale Modulus Select PM[7:0] Bits 7-0.	7-10
7.4.1.2	CRA Reserved Bits 8-10	7-11
7.4.1.3	CRA Prescaler Range (PSR) Bit 11	7-11
7.4.1.4	CRA Frame Rate Divider Control DC[4:0] Bits 16–12	7-12
7.4.1.5	CRA Reserved Bit 17	7-13
7.4.1.6	CRA Alignment Control (ALC) Bit 18	7-13
7.4.1.7	CRA Word Length Control (WL[2:0]) Bits 21-19.	7-14

7.4.1.8	CRA Select SC1 as Transmitter 0 Drive Enable (SSC1) Bit 22	7-14
7.4.1.9	CRA Reserved Bit 23	7-14
7.4.2	ESSI Control Register B (CRB)	7-15
7.4.2.1	CRB Serial Output Flags (OF0, OF1) Bits 0, 1	7-15
7.4.2.1.1	CRB Serial Output Flag 0 (OF0) Bit 0	7-15
7.4.2.1.2	CRB Serial Output Flag 1 (OF1) Bit 1	7-16
7.4.2.2	CRB Serial Control Direction 0 (SCD0) Bit 2	7-16
7.4.2.3	CRB Serial Control Direction 1 (SCD1) Bit 3	7-16
7.4.2.4	CRB Serial Control Direction 2 (SCD2) Bit 4	7-16
7.4.2.5	CRB Clock Source Direction (SCKD) Bit 5	7-16
7.4.2.6	CRB Shift Direction (SHFD) Bit 6	7-17
7.4.2.7	CRB Frame Sync Length FSL[1:0] Bits 7 and 8	7-17
7.4.2.8	CRB Frame Sync Relative Timing (FSR) Bit 9	7-17
7.4.2.9	CRB Frame Sync Polarity (FSP) Bit 10	7-18
7.4.2.10	CRB Clock Polarity (CKP) Bit 11	7-18
7.4.2.11	CRB Synchronous /Asynchronous (SYN) Bit 12	7-18
7.4.2.12	CRB ESSI Mode Select (MOD) Bit 13	7-20
7.4.2.13	Enabling and Disabling Data Transmission from the ESSI	7-22
7.4.2.14	CRB ESSI Transmit 2 Enable (TE2) Bit 14	7-22
7.4.2.15	CRB ESSI Transmit 1 Enable (TE1) Bit 15	7-23
7.4.2.16	CRB ESSI Transmit 0 Enable (TE0) Bit 16	7-24
7.4.2.17	CRB ESSI Receive Enable (RE) Bit 17	7-26
7.4.2.18	CRB ESSI Transmit Interrupt Enable (TIE) Bit 18	7-26
7.4.2.19	CRB ESSI Receive Interrupt Enable (RIE) Bit 19	7-26
7.4.2.20	CRB ESSI Transmit Last Slot Interrupt Enable (TLIE) Bit 20	7-26
7.4.2.21	CRB ESSI Receive Last Slot Interrupt Enable (RLIE) Bit 21	7-27
7.4.2.22	CRB ESSI Transmit Exception Interrupt Enable (TEIE) Bit 22	7-27
7.4.2.23	CRB ESSI Receive Exception Interrupt Enable (REIE) Bit 23	7-27
7.4.3	ESSI Status Register (SSISR)	7-27
7.4.3.1	SSISR Serial Input Flag 0 (IF0) Bit 0	7-28

7.4.3.2	SSISR Serial Input Flag 1 (IF1) Bit 1	7-28
7.4.3.3	SSISR Transmit Frame Sync Flag (TFS) Bit 2	7-28
7.4.3.4	SSISR Receive Frame Sync Flag (RFS) Bit 3	7-28
7.4.3.5	SSISR Transmitter Underrun Error Flag (TUE) Bit 4	7-29
7.4.3.6	SSISR Receiver Overrun Error Flag (ROE) Bit 5	7-29
7.4.3.7	SSISR ESSI Transmit Data Register Empty (TDE) Bit 6	7-29
7.4.3.8	SSISR ESSI Receive Data Register Full (RDF) Bit 7	7-30
7.4.4	ESSI Receive Shift Register	7-33
7.4.5	ESSI Receive Data Register (RX)	7-33
7.4.6	ESSI Transmit Shift Registers	7-33
7.4.7	ESSI Transmit Data Registers (TX0-2)	7-34
7.4.8	ESSI Time Slot Register (TSR)	7-34
7.4.9	Transmit Slot Mask Registers (TSMA, TSMB)	7-34
7.4.10	Receive Slot Mask Registers (RSMA, RSMB)	7-35
7.5	OPERATING MODES	7-36
7.5.1	ESSI After Reset	7-36
7.5.2	ESSI Initialization	7-36
7.5.3	ESSI Exceptions	7-38
7.5.4	Operating Modes: Normal, Network, and On-Demand	7-40
7.5.4.1	Normal/Network/On-Demand Mode Selection	7-40
7.5.4.2	Synchronous/Asynchronous Operating Modes	7-41
7.5.4.3	Frame Sync Selection	7-41
7.5.4.3.1	Controlling the Frame Sync Signal Format	7-41
7.5.4.3.2	Controlling the Frame Sync Length for Multiple Devices	7-42
7.5.4.3.3	Controlling the Word Length Frame Sync Relative to the Data Word Timing	7-42
7.5.4.3.4	Controlling the Frame Sync Polarity	7-42
7.5.4.4	Selecting the Byte Format (LSB/MSB) for the Transmitter	7-43
7.5.5	Flags	7-43
7.6	GPIO SIGNALS AND REGISTERS	7-44
7.6.1	Port Control Register (PCR)	7-44
7.6.2	Port Direction Register (PRR)	7-45
7.6.3	Port Data Register (PDR)	7-45

SECTION 8	SERIAL COMMUNICATION INTERFACE (SCI)	8-1
8.1	INTRODUCTION	8-3
8.2	SCI I/O SIGNALS	8-3
8.2.1	Receive Data (RXD)	8-4
8.2.2	Transmit Data (TXD)	8-4
8.2.3	SCI Serial Clock (SCLK)	8-4
8.3	SCI PROGRAMMING MODEL	8-4
8.3.1	SCI Control Register (SCR)	8-8
8.3.1.1	SCR Word Select (WDS[0:2]) Bits 0-2	8-8
8.3.1.2	SCR SCI Shift Direction (SSFTD) Bit 3	8-9
8.3.1.3	SCR Send Break (SBK) Bit 4	8-9
8.3.1.4	SCR Wakeup Mode Select (WAKE) Bit 5	8-9
8.3.1.5	SCR Receiver Wakeup Enable (RWU) Bit 6	8-10
8.3.1.6	SCR Wired-OR Mode Select (WOMS) Bit 7	8-10
8.3.1.7	SCR Receiver Enable (RE) Bit 8	8-10
8.3.1.8	SCR Transmitter Enable (TE) Bit 9	8-11
8.3.1.9	SCR Idle Line Interrupt Enable (ILIE) Bit 10	8-11
8.3.1.10	SCR SCI Receive Interrupt Enable (RIE) Bit 11	8-12
8.3.1.11	SCR SCI Transmit Interrupt Enable (TIE) Bit 12	8-12
8.3.1.12	SCR Timer Interrupt Enable (TMIE) Bit 13	8-12
8.3.1.13	SCR Timer Interrupt Rate (STIR) Bit 14	8-12
8.3.1.14	SCR SCI Clock Polarity (SCKP) Bit 15	8-12
8.3.1.15	SCR SCI Receive with Exception Interrupt Enable (REIE) Bit 16	8-13
8.3.2	SCI Status Register (SSR)	8-13
8.3.2.1	SSR Transmitter Empty (TRNE) Bit 0	8-13
8.3.2.2	SSR Transmit Data Register Empty (TDRE) Bit 1	8-13
8.3.2.3	SSR Receive Data Register Full (RDRF) Bit 2	8-14
8.3.2.4	SSR Idle Line Flag (IDLE) Bit 3	8-14
8.3.2.5	SSR Overrun Error Flag (OR) Bit 4	8-14
8.3.2.6	SSR Parity Error (PE) Bit 5	8-14
8.3.2.7	SSR Framing Error Flag (FE) Bit 6	8-15
8.3.2.8	SSR Received Bit 8 (R8) Address Bit 7	8-15
8.3.3	SCI Clock Control Register (SCCR)	8-15
8.3.3.1	SCCR Clock Divider (CD[11:0]) Bits 11–0	8-16
8.3.3.2	SCCR Clock Out Divider (COD) Bit 12	8-16

8.3.3.3	SCCR SCI Clock Prescaler (SCP) Bit 13	8-17
8.3.3.4	SCCR Receive Clock Mode Source Bit (RCM) Bit 14	8-17
8.3.3.5	SCCR Transmit Clock Source Bit (TCM) Bit 15	8-18
8.3.4	SCI Data Registers	8-18
8.3.4.1	SCI Receive Registers (SRX)	8-19
8.3.4.2	SCI Transmit Registers	8-20
8.4	OPERATING MODES	8-21
8.4.1	SCI After Reset	8-22
8.4.2	SCI Initialization	8-24
8.4.3	SCI Initialization Example	8-25
8.4.4	Preamble, Break, and Data Transmission Priority	8-26
8.4.5	SCI Exceptions	8-26
8.5	GPIO SIGNALS AND REGISTERS	8-27
8.5.1	Port E Control Register (PCRE)	8-27
8.5.2	Port E Direction Register (PRRE)	8-28
8.5.3	Port E Data Register (PDRE)	8-28
SECTION 9	TRIPLE TIMER MODULE	9-1
9.1	INTRODUCTION	9-3
9.2	TRIPLE TIMER MODULE ARCHITECTURE	9-3
9.2.1	Triple Timer Module Block Diagram	9-3
9.2.2	Timer Block Diagram	9-4
9.3	TRIPLE TIMER MODULE PROGRAMMING MODEL	9-5
9.3.1	Prescaler Counter	9-7
9.3.2	Timer Prescaler Load Register (TPLR)	9-7
9.3.2.1	TPLR Prescaler Preload Value (PL[20:0]) Bits 20-0	9-7
9.3.2.2	TPLR Prescaler Source (PS[1:0]) Bits 22-21	9-7
9.3.2.3	TPLR Reserved Bit 23	9-8
9.3.3	Timer Prescaler Count Register (TPCR)	9-8
9.3.3.1	TPCR Prescaler Counter Value (PC[20:0]) Bits 20-0	9-9
9.3.3.2	TPCR Reserved Bits 23-21	9-9
9.3.4	Timer Control/Status Register (TCSR)	9-9
9.3.4.1	Timer Enable (TE) Bit 0	9-9
9.3.4.2	Timer Overflow Interrupt Enable (TOIE) Bit 1	9-9
9.3.4.3	Timer Compare Interrupt Enable (TCIE) Bit 2	9-9
9.3.4.4	Timer Control (TC[3:0]) Bits 4-7	9-10

9.3.4.5	Inverter (INV) Bit 8	9-11
9.3.4.6	Timer Reload Mode (TRM) Bit 9	9-13
9.3.4.7	Direction (DIR) Bit 11	9-13
9.3.4.8	Data Input (DI) Bit 12	9-13
9.3.4.9	Data Output (DO) Bit 13	9-14
9.3.4.10	Prescaler Clock Enable (PCE) Bit 15	9-14
9.3.4.11	Timer Overflow Flag (TOF) Bit 20	9-14
9.3.4.12	Timer Compare Flag (TCF) Bit 21	9-14
9.3.4.13	TCSR Reserved Bits 3, 10, 14, 16-19, 22, 23	9-15
9.3.5	Timer Load Register (TLR)	9-15
9.3.6	Timer Compare Register (TCPR)	9-15
9.3.7	Timer Count Register (TCR)	9-16
9.4	TIMER MODES OF OPERATION	9-16
9.4.1	Timer Modes	9-17
9.4.1.1	Timer GPIO (Mode 0)	9-17
9.4.1.2	Timer Pulse (Mode 1)	9-18
9.4.1.3	Timer Toggle (Mode 2)	9-19
9.4.1.4	Timer Event Counter (Mode 3)	9-20
9.4.2	Signal Measurement Modes	9-20
9.4.2.1	Measurement Accuracy	9-21
9.4.2.2	Measurement Input Width (Mode 4)	9-21
9.4.2.3	Measurement Input Period (Mode 5)	9-22
9.4.2.4	Measurement Capture (Mode 6)	9-23
9.4.3	Pulse Width Modulation (PWM, Mode 7))	9-24
9.4.4	Watchdog Modes	9-25
9.4.4.1	Watchdog Pulse (Mode 9)	9-25
9.4.4.2	Watchdog Toggle (Mode 10)	9-26
9.4.5	Reserved Modes	9-27
9.4.6	Special Cases	9-27
9.4.6.1	Timer Behavior during Wait	9-27
9.4.6.2	Timer Behavior during Stop	9-27
9.4.7	DMA Trigger	9-27

SECTION 10 ON-CHIP EMULATION MODULE	10-1
10.1 INTRODUCTION.....	10-3
10.2 ONCE MODULE SIGNALS.....	10-3
10.3 DEBUG EVENT (DE).....	10-4
10.4 ONCE CONTROLLER.....	10-4
10.4.1 OnCE Command Register (OCR).....	10-5
10.4.1.1 Register Select (RS4–RS0) Bits 0–4.....	10-5
10.4.1.2 Exit Command (EX) Bit 5.....	10-5
10.4.1.3 GO Command (GO) Bit 6.....	10-6
10.4.1.4 Read/Write Command (R/W) Bit 7.....	10-6
10.4.2 OnCE Decoder (ODEC).....	10-8
10.4.3 OnCE Status and Control Register (OSCR).....	10-8
10.4.3.1 Trace Mode Enable (TME) Bit 0.....	10-8
10.4.3.2 Interrupt Mode Enable (IME) Bit 1.....	10-8
10.4.3.3 Software Debug Occurrence (SWO) Bit 2.....	10-8
10.4.3.4 Memory Breakpoint Occurrence (MBO) Bit 3.....	10-9
10.4.3.5 Trace Occurrence (TO) Bit 4.....	10-9
10.4.3.6 Reserved OCSR Bit 5.....	10-9
10.4.3.7 Core Status (OS0, OS1) Bits 6-7.....	10-9
10.4.3.8 Reserved Bits 8-23.....	10-9
10.5 ONCE MEMORY BREAKPOINT LOGIC.....	10-10
10.5.1 OnCE Memory Address Latch (OMAL).....	10-11
10.5.2 OnCE Memory Limit Register 0 (OMLR0).....	10-11
10.5.3 OnCE Memory Address Comparator 0 (OMAC0).....	10-11
10.5.4 OnCE Memory Limit Register 1 (OMLR1).....	10-11
10.5.5 OnCE Memory Address Comparator 1 (OMAC1).....	10-11
10.5.6 OnCE Breakpoint Control Register (OBCR).....	10-12
10.5.6.1 Memory Breakpoint Select (MBS0–MBS1) Bits 0–1	10-12
10.5.6.2 Breakpoint 0 Read/Write Select (RW00–RW01) Bits 2–3.....	10-12
10.5.6.3 Breakpoint 0 Condition Code Select (CC00–CC01) Bits 4–5.....	10-13
10.5.6.4 Breakpoint 1 Read/Write Select (RW10–RW11) Bits 6–7.....	10-13
10.5.6.5 Breakpoint 1 Condition Code Select (CC10–CC11) Bits 8–9.....	10-14

10.5.6.6	Breakpoint 0 and 1 Event Select (BT0–BT1) Bits 10–11	10-14
10.5.6.7	OnCE Memory Breakpoint Counter (OMBC)	10-14
10.5.6.8	Reserved Bits 12-15	10-15
10.6	ONCE TRACE LOGIC	10-15
10.7	METHODS OF ENTERING THE DEBUG MODE	10-16
10.7.1	External Debug Request During RESET Assertion	10-16
10.7.2	External Debug Request During Normal Activity	10-17
10.7.3	Executing the JTAG DEBUG_REQUEST Instruction	10-17
10.7.4	External Debug Request During Stop	10-17
10.7.5	External Debug Request During Wait	10-17
10.7.6	Software Request During Normal Activity	10-18
10.7.7	Enabling Trace Mode	10-18
10.7.8	Enabling Memory Breakpoints	10-18
10.8	PIPELINE INFORMATION AND OGDB REGISTER	10-18
10.8.1	OnCE PDB Register (OPDBR)	10-19
10.8.2	OnCE PIL Register (OPILR)	10-19
10.8.3	OnCE GDB Register (OGDBR)	10-20
10.9	TRACE BUFFER	10-20
10.9.1	OnCE PAB Register for Fetch (OPABFR)	10-20
10.9.2	PAB Register for Decode (OPABDR)	10-20
10.9.3	OnCE PAB Register for Execute (OPABEX)	10-21
10.9.4	Trace Buffer	10-21
10.10	SERIAL PROTOCOL DESCRIPTION	10-23
10.11	TARGET SITE DEBUG SYSTEM REQUIREMENTS	10-23
10.12	EXAMPLES OF USING THE ONCE	10-24
10.12.1	Checking Whether the Chip has Entered the Debug Mode	10-24
10.12.2	Polling the JTAG instruction shift register	10-24
10.12.3	Saving Pipeline Information	10-25
10.12.4	Reading the Trace Buffer	10-25
10.12.5	Displaying a Specified Register	10-26
10.12.6	Displaying X Memory Area Starting at Address \$xxxx	10-26
10.12.7	Returning from Debug Mode to Normal Mode to Current Program	10-28

10.12.8 Returning from Debug Mode to Normal Mode
to a New Program 10-28

10.13 EXAMPLES OF JTAG AND ONCE INTERACTION 10-29

SECTION 11 JTAG PORT 11-1

11.1 INTRODUCTION 11-3

11.2 JTAG SIGNALS 11-5

11.2.1 Test Clock (TCK). 11-5

11.2.2 Test Mode Select (TMS) 11-5

11.2.3 Test Data Input (TDI) 11-5

11.2.4 Test Data Output (TDO) 11-5

11.2.5 Test Reset ($\overline{\text{TRST}}$) 11-5

11.3 TAP CONTROLLER 11-6

11.3.1 Boundary Scan Register 11-7

11.3.2 Instruction Register 11-7

11.3.2.1 EXTEST (B[3:0] = 0000). 11-8

11.3.2.2 SAMPLE/PRELOAD (B[3:0] = 0001) 11-9

11.3.2.3 IDCODE (B[3:0] = 0010). 11-9

11.3.2.4 CLAMP (B[3:0] = 0011) 11-10

11.3.2.5 HI-Z (B[3:0] = 0100) 11-10

11.3.2.6 ENABLE_ONCE(B[3:0] = 0110). 11-11

11.3.2.7 DEBUG_REQUEST(B[3:0] = 0111) 11-11

11.3.2.8 BYPASS (B[3:0] = 1111) 11-11

11.4 DSP56300 RESTRICTIONS 11-12

11.5 DSP56302 BOUNDARY SCAN REGISTER 11-13

BOOTSTRAP PROGRAMS A-1

EQUATES B-1

B.1 I/O EQUATES B-3

B.2 HOST INTERFACE (HI08) EQUATES B-3

B.3 SERIAL COMMUNICATIONS INTERFACE (SCI)
EQUATES B-4

B.4 ENHANCED SYNCHRONOUS SERIAL INTERFACE (ESSI)
EQUATES B-6

B.5 EXCEPTION PROCESSING EQUATES B-8

B.6	TIMER MODULE EQUATES	B-9
B.7	DIRECT MEMORY ACCESS (DMA) EQUATES	B-10
B.8	PHASE LOCKED LOOP (PLL) EQUATES	B-12
B.9	BUS INTERFACE UNIT (BIU) EQUATES	B-13
B.10	INTERRUPT EQUATES.....	B-15

DSP56302 BSDL LISTING	C-1
------------------------------------	------------

PROGRAMMING REFERENCE	D-1
------------------------------------	------------

D.1	INTRODUCTION	D-3
D.1.1	Peripheral Addresses	D-3
D.1.2	Interrupt Addresses	D-3
D.1.3	Interrupt Priorities	D-3
D.1.4	Programming Sheets.....	D-3
D.2	INTERNAL I/O MEMORY MAP	D-4
D.3	INTERRUPT ADDRESSES AND SOURCES	D-11
D.4	INTERRUPT PRIORITIES	D-13
D.5	PROGRAMMING REFERENCE:	
	CENTRAL PROCESSOR.....	D-15
	PLL.....	D-19
	HOST INTERFACE (HI08).....	D-20
	ENHANCED SYNCHRONOUS SERIAL INTERFACE (ESSI).....	D-26
	SERIAL COMMUNICATIONS INTERFACE.....	D-30
	TIMERS	D-33
	GENERAL PURPOSE I/O (GPIO)	D-36

LIST OF FIGURES

Figure 1-1	DSP56302 Block Diagram.	1-14
Figure 2-1	Signals Identified by Functional Group	2-4
Figure 3-1	Default Settings (0, 0, 0)	3-10
Figure 3-2	Instruction Cache Enabled (0, 0, 1).	3-11
Figure 3-3	Switched Program RAM (0, 1, 0).	3-12
Figure 3-4	Switched Program RAM and Instruction Cache Enabled (0, 1, 1)	3-13
Figure 3-5	16-bit Space with Default RAM (1, 0, 0)	3-14
Figure 3-6	16-bit Space with Instruction Cache Enabled (1, 0, 1)	3-15
Figure 3-7	16-bit Space with Switched Program RAM (1, 1, 0)	3-16
Figure 3-8	16-bit Space, Switched Program RAM, Instruction Cache Enabled (1, 1, 1).	3-17
Figure 4-1	Interrupt Priority Register C (IPR-C) (X:\$FFFFFF)	4-13
Figure 4-2	Interrupt Priority Register P (IPR-P) (X:\$FFFFFFE)	4-13
Figure 4-3	DSP56302 Operating Mode Register (OMR)	4-17
Figure 4-4	PLL Control Register (PCTL).	4-18
Figure 4-5	Identification Register Configuration (Revision 0)	4-19
Figure 4-6	Address Attribute Registers (AAR0–AAR3) (X:\$FFFFFF9–\$FFFFFF6).	4-19
Figure 6-1	HI08 Block Diagram.	6-7
Figure 6-2	Host Control Register (HCR) (X:\$FFFC2).	6-10

Figure 6-3	Host Status Register (HSR) (X:\$FFFFC3)	6-11
Figure 6-4	Host Base Address Register (HBAR) (X:\$FFFFC5).	6-12
Figure 6-5	Self Chip Select Logic	6-13
Figure 6-6	Host Port Control Register (HPCR) (X:\$FFFFC4)	6-13
Figure 6-7	Single Strobe Bus.	6-16
Figure 6-8	Dual Strobe Bus	6-16
Figure 6-9	Host Data Direction Register (HDDR) (X:\$FFFFC8)	6-17
Figure 6-10	Host Data Register (HDR) (X:\$FFFFC9)	6-17
Figure 6-11	HSR-HCR Operation	6-20
Figure 6-12	Interface Control Register	6-22
Figure 6-13	Command Vector Register (CVR)	6-25
Figure 6-14	Interface Status Register	6-26
Figure 6-15	Interrupt Vector Register (IVR).	6-28
Figure 6-16	HI08 Host Request Structure	6-33
Figure 7-1	ESSI Block Diagram.	7-5
Figure 7-2	ESSI Control Register A (CRA) (ESSI0 X:\$FFFFB5, ESSI1 X:\$FFFA5)	7-9
Figure 7-3	ESSI Control Register B (CRB) (ESSI0 X:\$FFFFB6, ESSI1 X:\$FFFA6)	7-9
Figure 7-4	ESSI Status Register (SSISR) (ESSI0 X:\$FFFFB7, ESSI1 X:\$FFFA7)	7-9
Figure 7-5	ESSI Transmit Slot Mask Register A (TSMA) (ESSI0 X:\$FFFFB4, ESSI1 X:\$FFFA4)	7-9

Figure 7-6	ESSI Transmit Slot Mask Register B (TSMB) (ESSI0 X:\$FFFFB3, ESSI1 X:\$FFFA3)	7-10
Figure 7-7	ESSI Receive Slot Mask Register A (RSMA) (ESSI0 X:\$FFFFB2, ESSI1 X:\$FFFA2)	7-10
Figure 7-8	ESSI Receive Slot Mask Register B (RSMB) (ESSI0 X:\$FFFFB1, ESSI1 X:\$FFFA1)	7-10
Figure 7-9	ESSI Clock Generator Functional Block Diagram	7-12
Figure 7-10	ESSI Frame Sync Generator Functional Block Diagram	7-13
Figure 7-11	CRB FSL0 and FSL1 Bit Operation (FSR = 0)	7-19
Figure 7-12	CRB SYN Bit Operation	7-20
Figure 7-13	CRB MOD Bit Operation	7-21
Figure 7-14	Normal Mode, External Frame Sync (8 Bit, 1 Word in Frame) .	7-22
Figure 7-15	Network Mode, External Frame Sync (8 Bit, 2 Words in Frame)	7-23
Figure 7-16	ESSI Data Path Programming Model (SHFD = 0)	7-31
Figure 7-17	ESSI Data Path Programming Model (SHFD = 1)	7-32
Figure 7-18	Port Control Register (PCR) (PCRC X:\$FFFFBF),(PCRD X:\$FFFAF)	7-44
Figure 7-19	Port Direction Register (PRR) (PRRC X:\$FFFFBE),(PRRD X:\$FFFAE)	7-45
Figure 7-20	Port Data Register (PDR) (PDRC X:\$FFFFBD),(PDRD X:\$FFFAE)	7-46
Figure 8-1	SCI Control Register (SCR)	8-5
Figure 8-2	SCI Status Register (SSR)	8-5
Figure 8-3	SCI Clock Control Register (SCCR)	8-5
Figure 8-4	SCI Data Word Formats	8-6

Figure 8-5	16 x Serial Clock	8-16
Figure 8-6	SCI Baud Rate Generator	8-18
Figure 8-7	SCI Programming Model - Data Registers.	8-19
Figure 8-8	Port E Control Register (PCRE).	8-27
Figure 8-9	Port E Direction Register (PRRE)	8-28
Figure 8-10	Port E Data Register (PDRE).	8-29
Figure 9-1	Triple Timer Module Block Diagram.	9-4
Figure 9-2	Timer Module Block Diagram.	9-5
Figure 9-3	Timer Module Programmer's Model.	9-6
Figure 9-4	Timer Prescaler Load Register (TPLR)	9-7
Figure 9-5	Timer Prescaler Count Register (TPCR)	9-8
Figure 10-1	OnCE Module Block Diagram	10-3
Figure 10-2	OnCE Module Multiprocessor Configuration	10-4
Figure 10-3	OnCE Controller Block Diagram.	10-5
Figure 10-4	OnCE Command Register	10-5
Figure 10-5	OnCE Status and Control Register (OSCR).	10-8
Figure 10-6	OnCE Memory Breakpoint Logic 0.	10-10
Figure 10-7	OnCE Breakpoint Control Register (OBCR).	10-12
Figure 10-8	OnCE Trace Logic Block Diagram	10-15
Figure 10-9	OnCE Pipeline Information and GDB Registers	10-19
Figure 10-10	OnCE Trace Buffer.	10-22
Figure 11-1	TAP Block Diagram	11-4

Figure 11-2	TAP Controller State Machine	11-6
Figure 11-3	JTAG Instruction Register	11-7
Figure 11-4	JTAG ID Register	11-9
Figure 11-5	Bypass Register	11-12
Figure D-1	Status Register (SR)	D-15
Figure D-2	Operating Mode Register (OMR).	D-16
Figure D-3	Interrupt Priority Register–Core (IPR–C).	D-17
Figure D-4	Interrupt Priority Register – Peripherals (IPR–P).	D-18
Figure D-5	Phase Lock Loop Control Register (PCTL)	D-19
Figure D-6	Host Receive and Host Transmit Data Registers	D-20
Figure D-7	Host Control and Host Status Registers	D-21
Figure D-8	Host Base Address and Host Port Control Registers	D-22
Figure D-9	Interrupt Control and Interrupt Status Registers	D-23
Figure D-10	Interrupt Vector and Command Vector Registers	D-24
Figure D-11	Host Receive and Host Transmit Data Registers	D-25
Figure D-12	ESSI Control Register A (CRA).	D-26
Figure D-13	ESSI Control Register B (CRB).	D-27
Figure D-14	ESSI Status Register (SSISR).	D-28
Figure D-15	ESSR Transmit and Receive Slot Mask Registers (TSM, RSM)	D-29
Figure D-16	SCI Control Register (SCR).	D-30
Figure D-17	SCI Status and Clock Control Registers (SSR, SCCR).	D-31
Figure D-18	SCI Receive and Transmit Data Registers (SRX, TRX)	D-32

Figure D-19	Timer Prescaler Load/Count Register (TPLR, TPCR)	D-33
Figure D-20	Timer Control/Status Register (TCSR).	D-34
Figure D-21	Timer Load, Compare, Count Registers (TLR, TCPR, TCR) . . .	D-35
Figure D-22	Host Data Direction and Host Data Registers (HDDR, HDR) . .	D-36
Figure D-23	Port C Registers (PCRC, PRRC, PDRC)	D-37
Figure D-24	Port D Registers (PCRD, PRRD, PDRD)	D-38
Figure D-25	Port E Registers (PCRE, PRRE, PDRE).	D-39

LIST OF TABLES

Table 1-1	High True / Low True Signal Conventions.	1-5
Table 1-2	On Chip Memory	1-12
Table 2-1	DSP56302 Functional Signal Groupings.	2-3
Table 2-2	Power Inputs	2-5
Table 2-3	Grounds.	2-6
Table 2-4	Clock Signals.	2-7
Table 2-5	Phase Lock Loop Signals	2-7
Table 2-6	External Address Bus Signals	2-9
Table 2-7	External Data Bus Signals.	2-9
Table 2-8	External Bus Control Signals.	2-10
Table 2-9	Interrupt and Mode Control	2-14
Table 2-10	Host Port Usage Considerations	2-17
Table 2-11	Host Interface	2-18
Table 2-12	Enhanced Synchronous Serial Interface 0 (ESSI0).	2-25
Table 2-13	Enhanced Synchronous Serial Interface 1 (ESSI1).	2-29
Table 2-14	Serial Communication Interface (SCI).	2-33
Table 2-15	Triple Timer Signals.	2-34
Table 2-16	OnCE/JTAG Interface	2-35
Table 3-1	Memory Space Configuration Bit Settings for the DSP56302.	3-5


Table 3-2	RAM Configuration Bit Settings for the DSP56302	3-5
Table 3-3	Memory Space Configurations for the DSP56302	3-7
Table 3-4	RAM Configurations for the DSP56302	3-8
Table 3-5	Memory Locations for Program RAM and Instruction Cache	3-8
Table 3-6	Memory Locations for Data RAM	3-9
Table 4-1	DSP56302 Operating Modes	4-4
Table 4-2	Interrupt Sources	4-10
Table 4-3	Interrupt Priority Level Bits	4-12
Table 4-4	Interrupt Source Priorities within an IPL	4-14
Table 4-5	DMA Request Sources	4-16
Table 6-1	HI08 Signal Definitions for Various Operational Modes	6-6
Table 6-2	HI08 Data Strobe Signals	6-6
Table 6-3	HI08 Host Request Signals	6-6
Table 6-4	Host Command Interrupt Priority List	6-10
Table 6-5	HDR and HDDR Functionality	6-18
Table 6-6	DSP Side Registers after Reset	6-19
Table 6-7	Host Side Register Map	6-22
Table 6-8	TREQ and RREQ modes (HDRQ = 0)	6-23
Table 6-9	TREQ and RREQ modes (HDRQ = 1)	6-23
Table 6-10	INIT Command Effects	6-24
Table 6-11	HREQ and HDRQ Settings	6-28
Table 6-12	Host Side Registers After Reset	6-30

Table 6-13	HI08 Programming Model	6-34
Table 7-1	ESSI Clock Sources	7-8
Table 7-2	ESSI Word Length Selection	7-14
Table 7-3	FSL1 and FSL0 Encoding	7-17
Table 7-4	Mode and Signal signal Definition Table	7-24
Table 7-5	Port Control Register and Port Direction Register Bits Functionality	7-45
Table 8-1	Word Formats	8-8
Table 8-2	TCM and RCM Bit Configuration	8-17
Table 8-3	SCI Registers after Reset	8-23
Table 8-4	Port Control Register and Port Direction Register Bits Functionality	8-28
Table 9-1	Prescaler Source Selection	9-8
Table 9-2	Timer Control Bits	9-10
Table 9-3	Inverter (INV) Bit Operation	9-11
Table 10-1	EX Bit Definition	10-6
Table 10-2	GO Bit Definition	10-6
Table 10-3	R/W Bit Definition	10-6
Table 10-4	OnCE Register Select Encoding	10-6
Table 10-5	Core Status Bits Description	10-9
Table 10-6	Memory Breakpoint 0 and 1 Select Table	10-12
Table 10-7	Breakpoint 0 Read/Write Select Table	10-13
Table 10-8	Breakpoint 0 Condition Select Table	10-13

Table 10-9	Breakpoint 1 Read/Write Select Table	10-13
Table 10-10	Breakpoint 1 Condition Select Table	10-14
Table 10-11	Breakpoint 0 and 1 Event Select Table	10-14
Table 10-12	TMS Sequencing for DEBUG_REQUEST	10-29
Table 10-13	TMS Sequencing for ENABLE_ONCE	10-30
Table 10-14	TMS Sequencing for Reading Pipeline Registers	10-31
Table 11-1	JTAG Instructions.	11-8
Table 11-2	DSP56302 Boundary Scan Register (BSR) Bit Definitions . . .	11-13
Table D-1	Internal I/O Memory Map	D-4
Table D-2	Interrupt Sources	D-11
Table D-3	Interrupt Source Priorities within an IPL.	D-13

SECTION 1

DSP56302 OVERVIEW



1.1	INTRODUCTION	1-3
1.2	MANUAL ORGANIZATION	1-3
1.3	MANUAL CONVENTIONS	1-5
1.4	DSP56302 FEATURES	1-6
1.5	DSP56302 CORE DESCRIPTION	1-7
1.6	DSP56300 CORE FUNCTIONAL BLOCKS	1-8
1.7	INTERNAL BUSES	1-13
1.8	DSP56302 BLOCK DIAGRAM	1-14
1.9	DIRECT MEMORY ACCESS (DMA)	1-15
1.10	DSP56302 ARCHITECTURE OVERVIEW	1-15

1.1 INTRODUCTION

This manual describes the DSP56302 24-bit Digital Signal Processor (DSP), its memory, operating modes, and peripheral modules. The DSP56302 is an implementation of the DSP56300 core with a unique configuration of on-chip memory, cache, and peripherals.

This manual is intended to be used with the *DSP56300 Family Manual (DSP56300FM/AD)*, which describes the Central Processing Unit (CPU), core programming models, and instruction set details. *DSP56302 Technical Data (DSP56302/D)* provides electrical specifications, timing, pinout, and packaging descriptions of the DSP56302.

These documents, as well as Motorola's DSP development tools, can be obtained through a local Motorola Semiconductor Sales Office or authorized distributor.

To receive the latest information on this DSP, access the Motorola DSP home page at the address given on the back cover of this document.

1.2 MANUAL ORGANIZATION

This manual contains the following sections and appendices:

SECTION 1—DSP56302 OVERVIEW

- Provides a brief description of the DSP56302, including a features list and block diagram, lists related documentation needed to use this chip, and describes the organization of this manual

SECTION 2—SECTION/CONNECTION DESCRIPTIONS

- Describes the signals on the DSP56302 pins and how these signals are grouped into interfaces

SECTION 3—MEMORY CONFIGURATION

- Describes the DSP56302 memory spaces, RAM configuration, memory configuration bit settings, memory configurations, and memory maps

SECTION 4—CORE CONFIGURATION

- Describes the registers used to configure the DSP56300 core when programming the DSP56302, in particular the interrupt vector locations and the operation of the interrupt priority registers, explains the operating modes and how they affect the processor's program and data memories

SECTION 5—GENERAL PURPOSE INPUT/OUTPUT (GPIO)

- Describes the DSP56302 General Purpose Input/Output (GPIO) capability and the programming model for the GPIO signals (operation, registers, and control)

SECTION 6—HOST INTERFACE (HI08)

- Describes the 8-bit Host Interface (HI08), including a quick reference to the HI08 programming model

SECTION 7—ENHANCED SYNCHRONOUS SERIAL INTERFACE (ESSI)

- Describes the 24-bit Enhanced Synchronous Serial Interface (ESSI), which provides two identical full duplex UART-style serial ports for communications with devices such as codecs, DSPs, microprocessors, and peripherals implementing the Motorola Serial Peripheral Interface (SPI)

SECTION 8—SERIAL COMMUNICATIONS INTERFACE (SCI)

- Describes the 24-bit Serial Communications Interface (SCI), a full duplex serial port for serial communication to DSPs, microcontrollers, or other peripherals (such as modems or other RS-232 devices)

SECTION 9—TIMER MODULE

- Describes the three identical internal timers/event counter devices

SECTION 10—ON-CHIP EMULATION MODULE

- Describes the On-Chip Emulation (OnCE™) module, which is accessed through the JTAG port

SECTION 11—JTAG PORT

- Describes the specifics of the JTAG port on the DSP56302

APPENDIX A—BOOTSTRAP PROGRAM

- Lists the bootstrap code used for the DSP56302

APPENDIX B—EQUATES

- Lists the equates (I/O, HI08, SCI, ESSI, Exception Processing, Timer, DMA, PLL, BIU, and Interrupts) for the DSP56302

APPENDIX C—BSDL LISTING

- Provides the BSDL listing for the DSP56302

APPENDIX D—PROGRAMMING REFERENCE

- Lists peripheral addresses, interrupt addresses, and interrupt priorities for the DSP56302, and contains programming sheets listing the contents of the major DSP56302 registers for programmer's reference

1.3 MANUAL CONVENTIONS

The following conventions are used in this manual:

- Bits within registers are always listed from Most Significant Bit (MSB) to Least Significant Bit (LSB).
- Bits within a register are indicated AA[n:m], n>m, when more than one bit is involved in a description. For purposes of description, the bits are presented as if they are contiguous within a register. However, this is not always the case. Refer to the programming model diagrams or to the programmer's sheets to see the exact location of bits within a register.
- When a bit is described as "set," its value is 1. When a bit is described as "cleared," its value is 0.
- The word "assert" means that a high true (active high) signal is pulled high to V_{CC} or that a low true (active low) signal is pulled low to ground. The word "deassert" means that a high true signal is pulled low to ground or that a low true signal is pulled high to V_{CC} . See **Table 1-1**.

Table 1-1 High True / Low True Signal Conventions

Signal/Symbol	Logic State	Signal State	Voltage
\overline{PIN}^1	True	Asserted	Ground ²
\overline{PIN}	False	Deasserted	V_{CC}^3
PIN	True	Asserted	V_{CC}
PIN	False	Deasserted	Ground

1. PIN is a generic term for any pin on the chip.
 2. Ground is an acceptable low voltage level. See the appropriate data sheet for the range of acceptable low voltage levels (typically a TTL logic low).
 3. V_{CC} is an acceptable high voltage level. See the appropriate data sheet for the range of acceptable high voltage levels (typically a TTL logic high).
- Pins or signals that are asserted low (made active when pulled to ground)
 - In text, have an overbar: for example, \overline{RESET} is asserted low.
 - In code examples, have a tilde in front of their names. In the example on the following page, line 3 refers to the $\overline{SS0}$ signal (shown as $\sim SS0$).
 - Sets of signals are indicated by the first and last signals in the set, for instance HA1-HA8.

- Code examples are displayed in a monospaced font, as shown in **Example 1-1**.

Example 1-1 Sample Code Listing

BFSET	#\$0007,X:PCC; Configure:	line 1
	; MIS00, MOSI0, SCK0 for SPI master	line 2
	; ~SS0 as PC3 for GPIO	line 3

- Hex values are indicated with a dollar sign (\$) preceding the hex value, as follows: \$FFFFFF is the X memory address for the Core Interrupt Priority Register (IPR-C).
- The word 'reset' is used in four different contexts in this manual:
 - the reset signal, written as $\overline{\text{RESET}}$,
 - the reset instruction, written as RESET,
 - the reset operating state, written as Reset, and
 - the reset function, written as reset.

1.4 DSP56302 FEATURES

The DSP56302 is a member of the DSP56300 family of programmable CMOS DSPs. The DSP56302 uses the DSP56300 core, a high performance, single clock cycle per instruction engine providing up to twice the performance of Motorola's popular DSP56000 core family, while retaining code compatibility.

The DSP56300 core family offers a new level of performance in speed and power provided by its rich instruction set and low power dissipation, enabling a new generation of wireless, telecommunications, and multimedia products. The DSP56300 core is composed of the Data Arithmetic Logic Unit (Data ALU), Address Generation Unit (AGU), Program Controller (PC), Instruction Cache Controller, Bus Interface Unit, Direct Memory Access (DMA) controller, On-Chip Emulation (OnCE) module, and a Phase Lock Loop (PLL) based clock oscillator. Significant architectural enhancements to the DSP56300 core family include a barrel shifter, 24-bit addressing, an instruction cache, and DMA.

The DSP56300 core family members contain the DSP56300 core and additional modules. The modules are chosen from a library of standard pre-designed elements, such as memories and peripherals. New modules may be added to the library to meet customer specifications. A standard interface between the DSP56300 core and

the on-chip memory and peripherals supports a wide variety of memory and peripheral configurations.

The DSP56302 may be used in telecommunications applications, such as multi-line voice/data/fax processing, videoconferencing, audio applications, control, and general digital signal processing.

1.5 DSP56302 CORE DESCRIPTION

Core features are described fully in the *DSP56300 Family Manual*. Pinout, memory and peripheral features are described in this manual.

1.5.1 General Features

- 66/80 Million Instructions Per Second (MIPS) with a 66/80 MHz clock at 3.3 V
- Object code compatible with the DSP56000 core
- Highly parallel instruction set

1.5.2 Hardware Debugging Support

- On-Chip Emulation (OnCE) module
- Joint Action Test Group (JTAG) Test Access Port (TAP) port
- Address Tracing mode reflects internal accesses at the external port

1.5.3 Reduced Power Dissipation

- Very low power CMOS design
- Wait and Stop low power standby modes
- Fully-static logic, operation frequency down to 0 Hz (DC)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

1.6 DSP56300 CORE FUNCTIONAL BLOCKS

The DSP56300 core provides the following functional blocks:

- Data Arithmetic Logic Unit (Data ALU)
- Address Generation Unit (AGU)
- Program Control Unit (PCU)
- PLL and Clock Oscillator
- JTAG Test Access Port (TAP) and On-Chip Emulation (OnCE) module
- Memory

In addition, the DSP56302 provides a set of on-chip peripherals, described in **Section 1.8**.

1.6.1 Data ALU

The Data ALU performs all the arithmetic and logical operations on data operands in the DSP56300 core. The components of the Data ALU are as follows:

- Fully pipelined 24×24 -bit parallel Multiplier-Accumulator (MAC)
- Bit Field Unit, comprising a 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
- Conditional ALU instructions
- 24-bit or 16-bit arithmetic support under software control
- Four 24-bit input general purpose registers: X1, X0, Y1, and Y0
- Six Data ALU registers (A2, A1, A0, B2, B1, and B0) that are concatenated into two general purpose, 56-bit accumulators, A and B, accumulator shifters
- Two data bus shifter/limiter circuits

1.6.1.1 Data ALU Registers

The Data ALU registers can be read or written over the X Data Bus (XDB) and the Y Data Bus (YDB) as 16- or 32-bit operands. The source operands for the Data ALU, which can be 16, 32, or 40 bits, always originate from Data ALU registers. The results of all Data ALU operations are stored in an accumulator.

All the Data ALU operations are performed in two clock cycles in pipeline fashion so that a new instruction can be initiated in every clock, yielding an effective execution rate of one instruction per clock cycle. The destination of every arithmetic operation can be used as a source operand for the immediate following operation without penalty.

1.6.1.2 Multiplier-Accumulator (MAC)

The Multiplier-Accumulator (MAC) unit comprises the main arithmetic processing unit of the DSP56300 core and performs all of the calculations on data operands. In the case of arithmetic instructions, the unit accepts as many as three input operands and outputs one 56-bit result of the following form, Extension:Most Significant Product:Least Significant Product (EXT:MSP:LSP).

The multiplier executes 24-bit \times 24-bit, parallel, fractional multiplies, between two's-complement signed, unsigned, or mixed operands. The 48-bit product is right-justified and added to the 56-bit contents of either the A or B accumulator. A 56-bit result can be stored as a 24-bit operand. The LSP can either be truncated or rounded into the MSP. Rounding is performed if specified.

1.6.2 Address Generation Unit (AGU)

The AGU performs the effective address calculations using integer arithmetic necessary to address data operands in memory and contains the registers used to generate the addresses. It implements four types of arithmetic: linear, modulo, multiple wrap-around modulo, and reverse-carry. The AGU operates in parallel with other chip resources to minimize address-generation overhead.

The AGU is divided into two halves, each with its own Address Arithmetic Logic Unit (Address ALU). Each Address ALU has four sets of register triplets, and each register triplet is composed of an address register, an offset register, and a modifier register. The two Address ALUs are identical. Each contains a 16-bit full adder (called an offset adder).

A second full adder (called a modulo adder) adds the summed result of the first full adder to a modulo value that is stored in its respective modifier register. A third full adder (called a reverse-carry adder) is also provided.

The offset adder and the reverse-carry adder are in parallel and share common inputs. The only difference between them is that the carry propagates in opposite directions. Test logic determines which of the three summed results of the full adders is output.

Each Address ALU can update one address register from its respective address register file during one instruction cycle. The contents of the associated modifier register specifies the type of arithmetic to be used in the address register update calculation. The modifier value is decoded in the Address ALU.

1.6.3 Program Control Unit (PCU)

The Program Control Unit (PCU) performs instruction prefetch, instruction decoding, hardware DO loop control, and exception processing. The PCU implements a seven-stage pipeline and controls the different processing states of the DSP56300 core. The PCU consists of three hardware blocks:

- Program Decode Controller (PDC)
- Program Address Generator (PAG)
- Program Interrupt Controller (PIC)

The PDC decodes the 24-bit instruction loaded into the instruction latch and generates all signals necessary for pipeline control. The PAG contains all the hardware needed for program address generation, system stack, and loop control. The PIC arbitrates among all interrupt requests (internal interrupts, as well as the five external requests \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , and \overline{NMI}), and generates the appropriate interrupt vector address.

PCU features include:

- Position Independent Code (PIC) support
- Addressing modes optimized for DSP applications (including immediate offsets)
- On-chip instruction cache controller
- On-chip memory-expandable hardware stack
- Nested hardware DO loops
- Fast auto-return interrupts

The PCU implements its functions using the following registers:

- PC—Program Counter register
- SR—Status Register
- LA—Loop Address register

- LC—Loop Counter register
- VBA—Vector Base Address register
- SZ—Size register
- SP—Stack Pointer
- OMR—Operating Mode Register
- SC—Stack Counter register

The PCU also includes a hardware System Stack (SS).

1.6.4 PLL and Clock Oscillator

The clock generator in the DSP56300 core is composed of two main blocks: the PLL, which performs clock input division, frequency multiplication, and skew elimination; and the Clock Generator (CLKGEN), which performs low power division and clock pulse generation.

- Allows change of low power Divide Factor (DF) without loss of lock
- Output clock with skew elimination

The PLL allows the processor to operate at a high internal clock frequency using a low frequency clock input, a feature that offers two immediate benefits:

- A lower frequency clock input reduces the overall electromagnetic interference generated by a system.
- The ability to oscillate at different frequencies reduces costs by eliminating the need to add additional oscillators to a system.

1.6.5 JTAG Test Access Port and On-Chip Emulation (OnCE) Module

The DSP56300 core provides a dedicated user-accessible Test Access Port (TAP) that is fully compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*. Problems associated with testing high density circuit boards have led to development of this standard under the sponsorship of the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The DSP56300 core implementation supports circuit-board test strategies based on this standard.

The test logic includes a TAP consisting of four dedicated signals, a 16-state controller, and three test data registers. A boundary scan register links all device signals into a single shift register. The test logic, implemented utilizing static logic design, is independent of the device system logic. More information on the JTAG port is provided in **Section 11, JTAG Port**.

The On-Chip Emulation (OnCE) module provides a means of interacting with the DSP56300 core and its peripherals non-intrusively so that a user can examine registers, memory, or on-chip peripherals. This facilitates hardware and software development on the DSP56300 core processor. OnCE module functions are provided through the JTAG TAP signals. More information on the OnCE module is provided in **Section 10, On-Chip Emulation Module**.

1.6.6 On-Chip Memory

The memory space of the DSP56300 core is partitioned into program memory space, X data memory space, and Y data memory space. The data memory space is divided into X data memory and to Y data memory in order to work with the two Address ALUs and to feed two operands simultaneously to the Data ALU. Memory space includes internal RAM and ROM and can be expanded off-chip under software control. More information on the internal memory is provided in **Section 3, Memory Configuration**.

Program RAM, Instruction Cache, X data RAM, and Y data RAM size are programmable:

Table 1-2 On Chip Memory

Instruction Cache	Switch Mode	Program RAM Size	Instruction Cache Size	X Data RAM Size	Y Data RAM Size
disabled	disabled	20 K × 24-bit	0	7 K × 24-bit	7 K × 24-bit
enabled	disabled	19 K × 24-bit	1 K × 24-bit	7 K × 24-bit	7 K × 24-bit
disabled	enabled	24 K × 24-bit	0	5 K × 24-bit	5 K × 24-bit
enabled	enabled	23 K × 24-bit	1 K × 24-bit	5 K × 24-bit	5 K × 24-bit

There is an on-chip 192 x 24-bit bootstrap ROM.

1.6.7 Off-Chip Memory Expansion

Memory can be expanded off chip to:

- Data memory expansion to two $16\text{ M} \times 24\text{-bit}$ word memory spaces in 24-bit Address mode (64 K in 16-bit Address mode)
- Program memory expansion to one $16\text{ M} \times 24\text{-bit}$ word memory space in 24-bit Address mode (64 K in 16-bit Address mode)

Further features of off-chip memory include:

- External memory expansion port
- Simultaneous glueless interface to Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM)

1.7 INTERNAL BUSES

To provide data exchange between these blocks, the following buses are implemented:

- Peripheral I/O Expansion Bus (PIO_EB) to peripherals
- Program Memory Expansion Bus (PM_EB) to Program ROM
- X Memory Expansion Bus (XM_EB) to X Memory
- Y Memory Expansion Bus (YM_EB) to Y Memory
- Global Data Bus (GDB) between Program Control Unit and other core structures
- Program Data Bus (PDB) for carrying program data throughout the core
- X Memory Data Bus (XDB) for carrying X data throughout the core
- Y Memory Data Bus (YDB) for carrying Y data throughout the core
- Program Address Bus (PAB) for carrying program memory addresses throughout the core
- X Memory Address Bus (XAB) for carrying X memory addresses throughout the core
- Y Memory Address Bus (YAB) for carrying Y memory addresses throughout the core

With the exception of the Program Data Bus (PDB), all internal buses on the DSP56300 family members are 16-bit buses. The PDB is a 24-bit bus. **Figure 1-1** provides a block diagram of the DSP56302.

1.8 DSP56302 BLOCK DIAGRAM




Figure 1-1 DSP56302 Block Diagram

Note: See Section 1.6.6 (On-Chip Memories) for details of memory size.

Freescale Semiconductor, Inc.

1.9 DIRECT MEMORY ACCESS (DMA)

The Direct Memory Access (DMA) block has the following features:

- Six DMA channels supporting internal and external accesses
- One-, two-, and three-dimensional transfers (including circular buffering)
- End-of-block-transfer interrupts
- Triggering from interrupt lines and all peripherals

1.10 DSP56302 ARCHITECTURE OVERVIEW

The DSP56302 is designed to perform a wide variety of fixed-point digital signal processing functions. In addition to the core features previously discussed, the DSP56302 provides the following peripherals:

- As many as thirty-four user-configurable GPIO signals
- 8-bit parallel Host Interface (HI08) to external hosts
- Dual Enhanced Synchronous Serial Interface (ESSI)
- Serial Communications interface (SCI)
- Triple timer module
- Memory Switch mode
- Four external interrupt/mode control lines

1.10.1 GPIO Functionality

The General Purpose I/O (GPIO) port consists of as many as thirty-four programmable signals, all of which are also used by the peripherals (HI08, ESSI, SCI, and Timer). There are no dedicated GPIO signals. The signals are configured GPIO after reset. The GPIO functionality for each peripheral is controlled by three memory-mapped registers per peripheral. The techniques for register programming for all GPIO functionality is very similar between these interfaces.

1.10.2 Host Interface (HI08)

The Host Interface (HI08) is a byte-wide, full-duplex, double-buffered, parallel port that can be connected directly to the data bus of a host processor. The HI08 supports a variety of buses, and provides connection with a number of industry-standard DSPs, microcomputers, and microprocessors without requiring any additional logic.

The DSP core views the HI08 as a memory-mapped peripheral occupying eight 24-bit words in data memory space. The DSP can use the HI08 as a memory-mapped peripheral, using either standard polled or interrupt programming techniques. Separate transmit and receive data registers are double-buffered to allow the DSP and host processor to efficiently transfer data at high speed. Memory mapping allows DSP core communication with the HI08 registers to be accomplished using standard instructions and addressing modes.

1.10.3 Enhanced Synchronous Serial Interface (ESSI)

The DSP56302 provides two independent and identical Enhanced Synchronous Serial Interfaces (ESSI). Each ESSI provides a full-duplex serial port for communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Motorola SPI. The ESSI consists of independent transmitter and receiver sections and a common ESSI clock generator.

The capabilities of the ESSI include:

- Independent (asynchronous) or shared (synchronous) transmit and receive sections with separate or shared internal/external clocks and frame syncs
- Normal mode operation using frame sync
- Network mode operation with as many as 32 time slots
- Programmable word length (8, 12, or 16 bits)
- Program options for frame synchronization and clock generation
- One receiver and three transmitters per ESSI allows six-channel home theater

1.10.4 Serial Communications Interface (SCI)

The DSP56302's Serial Communications Interface (SCI) provides a full-duplex port for serial communication to other DSPs, microprocessors, or peripherals such as modems. The SCI interfaces without additional logic to peripherals that use TTL-level signals. With a small amount of additional logic, the SCI can connect to peripheral interfaces that have non-TTL level signals, such as the RS-232C, RS-422, etc.

This interface uses three dedicated signals: Transmit Data (TXD), Receive Data (RXD), and SCI Serial Clock (SCLK). It supports industry-standard asynchronous bit rates and protocols, as well as high-speed synchronous data transmission (up to 8.25 Mbps for a 66 MHz clock). The asynchronous protocols supported by the SCI include a Multidrop mode for master/slave operation with Wakeup On Idle Line and Wakeup On Address Bit capability. This mode allows the DSP56302 to share a single serial line efficiently with other peripherals.

The SCI consists of separate transmit and receive sections that can operate asynchronously with respect to each other. A programmable baud-rate generator provides the transmit and receive clocks. An enable vector and an interrupt vector have been included so that the baud-rate generator can function as a general purpose timer when it is not being used by the SCI or when the interrupt timing is the same as that used by the SCI.

1.10.5 Timer Module

The triple timer module is composed of a common 21-bit prescaler and three independent and identical general purpose 24-bit timer/event counters, each one having its own memory-mapped register set.


Each timer has a single signal that can be used as a GPIO signal or as a timer signal. Each timer can use internal or external clocking and can interrupt the DSP after a specified number of events (clocks) or can signal an external device after counting internal events. Each timer connects to the external world through one bidirectional signal. When this signal is configured as an input, the timer can function as an external event counter or measures external pulse width/signal period. When the signal is used as an output, the timer can function as either a timer, a watchdog, or a Pulse Width Modulator (PWM).



SECTION 2

SIGNAL/CONNECTION DESCRIPTIONS

Freescale Semiconductor, Inc.



2.1	SIGNAL GROUPINGS.....	2-3
2.2	POWER.....	2-5
2.3	GROUND.....	2-6
2.4	CLOCK.....	2-7
2.5	PHASE LOCK LOOP (PLL).....	2-7
2.6	EXTERNAL MEMORY EXPANSION PORT (PORT A).....	2-8
2.7	INTERRUPT AND MODE CONTROL.....	2-14
2.8	HOST INTERFACE (HI08).....	2-16
2.9	ENHANCED SYNCHRONOUS SERIAL INTERFACE 0 (ESSI0).....	2-24
2.10	ENHANCED SYNCHRONOUS SERIAL INTERFACE 1 (ESSI1).....	2-29
2.11	SERIAL COMMUNICATION INTERFACE (SCI).....	2-32
2.12	TIMERS.....	2-34
2.13	ONCE/JTAG INTERFACE.....	2-35

2.1 SIGNAL GROUPINGS

The input and output signals of the DSP56302 are organized into functional groups, as shown in **Table 2-1** and as illustrated in **Figure 2-1**.


The DSP56303 is operated from a 3 V supply; however, some of the inputs can tolerate 5 V. A special notice for this feature is added to the signal descriptions of those inputs.

Table 2-1 DSP56302 Functional Signal Groupings

Functional Group		Number of Signals	Detailed Description
Power (V_{CC})		18	Table 2-2
Ground (GND)		19	Table 2-3
Clock		2	Table 2-4
PLL		3	Table 2-5
Address Bus	Port A ¹	18	Table 2-6
Data Bus		24	Table 2-7
Bus Control		13	Table 2-8
Interrupt and Mode Control		5	Table 2-9
Host Interface (HI08)	Port B ²	16	Table 2-11
Enhanced Synchronous Serial Interface (ESSI)	Ports C and D ³	12	Table 2-12 and Table 2-13
Serial Communication Interface (SCI)	Port E ⁴	3	Table 2-14
Timer		3	Table 2-15
OnCE/JTAG Port		6	Table 2-16
Note: 1. Port A signals define the external memory interface port, including the external address bus, data bus, and control signals. 2. Port B signals are the HI08 port signals multiplexed with the GPIO signals. 3. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals. 4. Port E signals are the SCI port signals multiplexed with the GPIO signals.			

Signal Groupings

Figure 2-1 is a diagram of DSP56302 signals by functional group.



- Note:
1. The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternately as GPIO signals (PB0–PB15). Signals with dual designations (e.g., HAS/HAS) have configurable polarity.
 2. The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC0–PC5), Port D GPIO signals (PD0–PD5), and Port E GPIO signals (PE0–PE2), respectively.
 3. TIO0–TIO2 can be configured as GPIO signals.

AA0601

Figure 2-1 Signals Identified by Functional Group

2.2 POWER

Table 2-2 Power Inputs

Power Name	Description
V _{CCP}	PLL Power —V _{CCP} is an isolated power dedicated for Phase Lock Loop (PLL) use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V _{CC} power rail. V _{CCP} should be bypassed to GND _P by a 0.47 μF capacitor located as close as possible to the chip package. There is one V _{CCP} input.
V _{CCQ} (4)	Quiet Power —V _{CCQ} is an isolated power for the internal processing logic. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V _{CCQ} inputs.
V _{CCA} (4)	Address Bus Power —V _{CCA} is an isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V _{CCA} inputs.
V _{CCD} (4)	Data Bus Power —V _{CCD} is an isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V _{CCD} inputs.
V _{CCC} (2)	Bus Control Power —V _{CCC} is an isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V _{CCC} inputs.
V _{CCH}	Host Power —V _{CCH} is an isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There is one V _{CCH} input.
V _{CCS} (2)	ESSI, SCI, and Timer Power —V _{CCS} is an isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V _{CCS} inputs.
Note:	These designations are package-dependent. Some packages connect all V _{CC} inputs except V _{CCP} to each other internally. On those packages, all power input, except V _{CCP} , are labeled V _{CC} . The number of connections indicated in this table are minimum values; the total V _{CC} connections are package-dependent.

Ground

2.3 GROUND

Table 2-3 Grounds

Ground Name	Description
GND _P	PLL Ground —GND _P is an isolated ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. V _{CCP} should be bypassed to GND _P by a 0.47 μF capacitor located as close as possible to the chip package. There is one GND _P connection.
GND _{P1}	PLL Ground 1 —GND _{P1} is a ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. There is one GND _{P1} connection.
GND _Q (4)	Quiet Ground —GND _Q is an isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND _Q connections.
GND _A (4)	Address Bus Ground —GND _A is an isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND _A connections.
GND _D (4)	Data Bus Ground —GND _D is an isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND _D connections.
GND _C (2)	Bus Control Ground —GND _C is an isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND _C connections.
GND _H	Host Ground —GND _H is an isolated ground for the HI08 I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There is one GND _H connection.
GND _S (2)	ESSI, SCI, and Timer Ground —GND _S is an isolated ground for the ESSI, SCI, and timer I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND _S connections.

Table 2-3 Grounds (Continued)

Ground Name	Description
<p>Note: These designations are package-dependent. Some packages connect all GND inputs, except GND_P and GND_{P1}, to each other internally. On those packages, all ground connections, except GND_P and GND_{P1}, are labeled GND. The number of connections indicated in this table are minimum values; the total GND connections are package-dependent.</p>	

2.4 CLOCK

Table 2-4 Clock Signals

Signal Name	Type	State During Reset	Signal Description
EXTAL	Input	Input	External Clock/Crystal Input —EXTAL interfaces the internal crystal oscillator input to an external crystal or an external clock.
XTAL	Output	Chip-driven	Crystal Output —XTAL connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.

2.5 PHASE LOCK LOOP (PLL)

Table 2-5 Phase Lock Loop Signals

Signal Name	Type	State During Reset	Signal Description
PCAP	Input	Input	<p>PLL Capacitor—PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to V_{CCP}.</p> <p>If the PLL is not used, PCAP may be tied to V_{CC}, GND, or left floating.</p>

Table 2-5 Phase Lock Loop Signals (Continued)

Signal Name	Type	State During Reset	Signal Description
CLKOUT	Output	Chip-driven	<p>Clock Output—CLKOUT provides an output clock synchronized to the internal core clock phase.</p> <p>If the PLL is enabled and both the multiplication and division factors equal one, then CLKOUT is also synchronized to EXTAL.</p> <p>If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.</p>
PINIT/ NMI	Input	Input	<p>PLL Initial/Non-Maskable Interrupt—During assertion of RESET, the value of PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL control register, determining whether the PLL is enabled or disabled. After RESET deassertion and during normal instruction processing, the PINIT/NMI Schmitt-trigger input is a negative-edge-triggered Non-Maskable Interrupt (NMI) request internally synchronized to CLKOUT.</p> <p>PINIT/NMI can tolerate 5 V.</p>

2.6 EXTERNAL MEMORY EXPANSION PORT (PORT A)

When the DSP56302 enters a low-power standby mode (Stop or Wait), it releases bus mastership and tri-states the relevant Port A signals: A0–A17, D0–D23, AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS, BCLK, BCLK.

If the hardware refresh of external DRAM is enabled, Port A pins exit Wait state to perform the refresh, and then return to the Wait state.

2.6.1 External Address Bus

Table 2-6 External Address Bus Signals

Signal Name	Type	State During Reset, Stop, or Wait	Signal Description
A0–A17	Output	Tri-stated	Address Bus —When the DSP is the bus master, A0–A17 are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A0–A17 do not change state when external memory spaces are not being accessed.

2.6.2 External Data Bus

Table 2-7 External Data Bus Signals

Signal Name	Type	State During Reset, Stop, or Wait	Signal Description
D0–D23	Input/Output	Tri-stated	Data Bus —When the DSP is the bus master, D0–D23 are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D0–D23 are tri-stated.

2.6.3 External Bus Control

Table 2-8 External Bus Control Signals

Signal Name	Type	State During Reset, Stop, or Wait	Signal Description
AA0–AA3/ $\overline{\text{RAS}}0$ – $\overline{\text{RAS}}3$	Output	Tri-stated	Address Attribute or Row Address Strobe —When defined as AA, these signals can be used as chip selects or additional address lines. When defined as $\overline{\text{RAS}}$, these signals can be used as $\overline{\text{RAS}}$ for Dynamic Random Access Memory (DRAM) interface. These signals are tri-statable outputs with programmable polarity.
$\overline{\text{RD}}$	Output	Tri-stated	Read Enable —When the DSP is the bus master, $\overline{\text{RD}}$ is an active-low output that is asserted to read external memory on the data bus (D0–D23). Otherwise, $\overline{\text{RD}}$ is tri-stated.
$\overline{\text{WR}}$	Output	Tri-stated	Write Enable —When the DSP is the bus master, $\overline{\text{WR}}$ is an active-low output that is asserted to write external memory on the data bus (D0–D23). Otherwise, the signals are tri-stated.

Table 2-8 External Bus Control Signals (Continued)

Signal Name	Type	State During Reset, Stop, or Wait	Signal Description
\overline{TA}	Input	Ignored Input	<p>Transfer Acknowledge—If the DSP56303 is the bus master and there is no external bus activity, or the DSP56303 is not the bus master, the \overline{TA} input is ignored. The \overline{TA} input is a Data Transfer Acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2,..., infinity) may be added to the wait states inserted by the BCR by keeping \overline{TA} deasserted. In typical operation, \overline{TA} is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after \overline{TA} is asserted synchronous to CLKOUT. The number of wait states is determined by the \overline{TA} input or by the Bus Control Register (BCR), whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles.</p> <p>In order to use the \overline{TA} functionality, the BCR must be programmed to at least one wait state. A zero wait state access can not be extended by \overline{TA} deassertion, otherwise improper operation may result. \overline{TA} can operate synchronously or asynchronously depending on the setting of the TAS bit in the Operating Mode Register (OMR).</p> <p>\overline{TA} functionality may not be used while performing DRAM type accesses, otherwise improper operation may result.</p>

Table 2-8 External Bus Control Signals (Continued)

Signal Name	Type	State During Reset, Stop, or Wait	Signal Description
\overline{BR}	Output	Output (driven high/deasserted)	Bus Request — \overline{BR} is an active-low output, never tri-stated. \overline{BR} is asserted when the DSP requests bus mastership. \overline{BR} is deasserted when the DSP no longer needs the bus. \overline{BR} may be asserted or deasserted independent of whether the DSP56302 is a bus master or a bus slave. Bus “parking” allows \overline{BR} to be deasserted even though the DSP56302 is the bus master (see the description of bus “parking” in the \overline{BB} signal description). The Bus Request Hole (BRH) bit in the BCR allows \overline{BR} to be asserted under software control even though the DSP does not need the bus. \overline{BR} is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. \overline{BR} is only affected by DSP requests for the external bus, never for the internal bus. During hardware reset, \overline{BR} is deasserted and the arbitration is reset to the bus slave state.
\overline{BG}	Input	Ignored Input	Bus Grant — \overline{BG} is an active-low input. \overline{BG} must be asserted/deasserted synchronous to CLKOUT for proper operation. \overline{BG} is asserted by an external bus arbitration circuit when the DSP56302 becomes the next bus master. When \overline{BG} is asserted, the DSP56302 must wait until \overline{BB} is deasserted before taking bus mastership. When \overline{BG} is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution.

Freescale Semiconductor, Inc.

Table 2-8 External Bus Control Signals (Continued)

Signal Name	Type	State During Reset, Stop, or Wait	Signal Description
\overline{BB}	Input/Output	Input	<p>Bus Busy—\overline{BB} is a bidirectional active-low input/output and must be asserted and deasserted synchronous to CLKOUT. \overline{BB} indicates that the bus is active. Only after \overline{BB} is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep \overline{BB} asserted after ceasing bus activity regardless of whether \overline{BR} is asserted or deasserted. This is called “bus parking” and allows the current bus master to reuse the bus without re-arbitration until another device requires the bus. The deassertion of \overline{BB} is done by an “active pull-up” method (i.e., \overline{BB} is driven high and then released and held high by an external pull-up resistor).</p> <p>\overline{BB} requires an external pull-up resistor.</p>
\overline{CAS}	Output	Tri-stated	<p>Column Address Strobe—When the DSP is the bus master, \overline{CAS} is an active-low output used by DRAM to strobe the column address. Otherwise, if the Bus Mastership Enable (BME) bit in the DRAM Control Register is cleared, the signal is tri-stated.</p>
BCLK	Output	Tri-stated	<p>Bus Clock—When the DSP is the bus master, BCLK is an active-high output used by Synchronous Static Random Access Memory (SSRAM) to sample address, data, and control signals. BCLK is active either during SSRAM accesses or as a sampling signal when the program Address Tracing mode is enabled (by setting the ATE bit in the OMR). When BCLK is active and synchronized to CLKOUT by the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle. The BCLK rising edge may be used to sample the internal Program Memory access on the A0–A23 address lines.</p>
\overline{BCLK}	Output	Tri-stated	<p>Bus Clock Not—When the DSP is the bus master, \overline{BCLK} is an active-low output and is the inverse of the BCLK signal. Otherwise, the signal is tri-stated.</p>

2.7 INTERRUPT AND MODE CONTROL

The interrupt and mode control signals select the chip’s operating mode as it comes out of hardware reset. After $\overline{\text{RESET}}$ is deasserted, these inputs are hardware interrupt request lines.

Table 2-9 Interrupt and Mode Control

Signal Name	Type	State During Reset	Signal Description
$\overline{\text{RESET}}$	Input	Input	<p>Reset—$\overline{\text{RESET}}$ is an active-low, Schmitt-trigger input. Deassertion of $\overline{\text{RESET}}$ is internally synchronized to the clock out (CLKOUT). When asserted, the chip is placed in the Reset state and the internal phase generator is reset. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. If $\overline{\text{RESET}}$ is deasserted synchronous to CLKOUT, exact start-up timing is guaranteed, allowing multiple processors to start synchronously and operate together in lock-step. When the $\overline{\text{RESET}}$ signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The $\overline{\text{RESET}}$ signal must be asserted after power up.</p> <p>$\overline{\text{RESET}}$ can tolerate 5 V.</p>

Table 2-9 Interrupt and Mode Control (Continued)

Signal Name	Type	State During Reset	Signal Description
MODA/ $\overline{\text{IRQA}}$	Input	Input	<p>Mode Select A/External Interrupt Request A— MODA/$\overline{\text{IRQA}}$ is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODA/$\overline{\text{IRQA}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into the OMR when the $\overline{\text{RESET}}$ signal is deasserted. If $\overline{\text{IRQA}}$ is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting $\overline{\text{IRQA}}$ to exit the Wait state. If the processor is in the Stop standby state and $\overline{\text{IRQA}}$ is asserted, the processor will exit the Stop state.</p> <p>MODA/$\overline{\text{IRQA}}$ can tolerate 5 V.</p>
MODB/ $\overline{\text{IRQB}}$	Input	Input	<p>Mode Select B/External Interrupt Request B— MODB/$\overline{\text{IRQB}}$ is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODB/$\overline{\text{IRQB}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into OMR when the $\overline{\text{RESET}}$ signal is deasserted. If $\overline{\text{IRQB}}$ is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting $\overline{\text{IRQB}}$ to exit the Wait state.</p> <p>MODB/$\overline{\text{IRQB}}$ can tolerate 5 V.</p>

Table 2-9 Interrupt and Mode Control (Continued)

Signal Name	Type	State During Reset	Signal Description
MODC/ $\overline{\text{IRQC}}$	Input	Input	<p>Mode Select C/External Interrupt Request C—MODC/$\overline{\text{IRQC}}$ is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODC/$\overline{\text{IRQC}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into OMR when the $\overline{\text{RESET}}$ signal is deasserted. If $\overline{\text{IRQC}}$ is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting $\overline{\text{IRQC}}$ to exit the Wait state.</p> <p>MODC/$\overline{\text{IRQC}}$ can tolerate 5 V.</p>
MODD/ $\overline{\text{IRQD}}$	Input	Input	<p>Mode Select D/External Interrupt Request D—MODD/$\overline{\text{IRQD}}$ is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODD/$\overline{\text{IRQD}}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into OMR when the $\overline{\text{RESET}}$ signal is deasserted. If $\overline{\text{IRQD}}$ is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting $\overline{\text{IRQD}}$ to exit the Wait state.</p> <p>MODD/$\overline{\text{IRQD}}$ can tolerate 5 V.</p>

2.8 HOST INTERFACE (HI08)

The HI08 provides a fast parallel 8-bit port, which may be connected directly to the host bus.

The HI08 supports a variety of standard buses, and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware.

2.8.1 Host Port Usage Considerations

Careful synchronization is required when reading multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in the following table:

Table 2-10 Host Port Usage Considerations

Action	Description
Asynchronous read of receive byte registers	When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive Register Data Full (RXDF) flag which indicates that data is available. This assures that the data in the receive byte registers will be valid.
Asynchronous write to transmit byte registers	The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit Register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers will transfer valid data to the Host Receive (HRX) register.
Asynchronous write to host vector	The host interface programmer should change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This will guarantee that the DSP interrupt control logic will receive a stable vector.

2.8.2 Host Port Configuration

The functions of the signals associated with the HI08 vary according to the programmed configuration of the interface as determined by the HI08 Port Control Register (HPCR). Refer to **Section 6** for detailed descriptions of this and the other configuration registers used with the HI08.

Table 2-11 Host Interface

Signal Name	Type	State During Reset or Stop ¹	Signal Description
H0–H7	Input/Output	Disconnected Internally	Host Data —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the data bidirectional, tri-state bus.
HAD0–HAD7	Input/Output		Host Address —When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the Address/Data bidirectional, multiplexed, tri-state bus.
PB0–PB7	Input or Output		Port B 0–7 —When the HI08 is configured as GPIO through the HPCR, these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register (HDDR). This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.
HA0	Input	Disconnected Internally	Host Address Input 0 —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 0 of the Host Address input bus.
$\overline{\text{HAS}}$ /HAS	Input		Host Address Strobe —When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the Host Address Strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset.
PB8	Input or Output		Port B 8 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.

Freescale Semiconductor, Inc.

Table 2-11 Host Interface (Continued)

Signal Name	Type	State During Reset or Stop ¹	Signal Description
HA1	Input	Disconnected Internally	Host Address Input 1 —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 1 of the Host Address (HA1) input bus.
HA8	Input		Host Address 8 —When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 8 of the Host Address (HA8) input bus.
PB9	Input or Output		Port B 9 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.
HA2	Input	Disconnected Internally	Host Address Input 2 —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 2 of the Host Address (HA2) input bus.
HA9	Input		Host Address 9 —When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 9 of the Host Address (HA9) input bus.
PB10	Input or Output		Port B 10 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.

Table 2-11 Host Interface (Continued)

Signal Name	Type	State During Reset or Stop ¹	Signal Description
HRW	Input	Discon- nected Internally	Host Read/Write —When HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Read/ $\overline{\text{Write}}$ (HRW) input.
$\overline{\text{HRD}}$ /HRD	Input		Host Read Data —When HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the Host Read Data strobe (HRD) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ($\overline{\text{HRD}}$) after reset.
PB11	Input or Output		Port B 11 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.

Table 2-11 Host Interface (Continued)

Signal Name	Type	State During Reset or Stop ¹	Signal Description
HDS/HDS	Input	Discon- nected Internally	Host Data Strobe —When HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Data Strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ($\overline{\text{HDS}}$) following reset.
$\overline{\text{HWR}}$ / HWR	Input		Host Write Data —When HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the Host Write Data Strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ($\overline{\text{HWR}}$) following reset.
PB12	Input or Output		Port B 12 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.

Table 2-11 Host Interface (Continued)

Signal Name	Type	State During Reset or Stop ¹	Signal Description
HCS	Input	Disconnected Internally	Host Chip Select —When HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is the Host Chip Select (HCS) input. The polarity of the chip select is programmable, but is configured active-low (HCS) after reset.
HA10	Input		Host Address 10 —When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 10 of the Host Address (HA10) input bus.
PB13	Input or Output		Port B 13 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.

Table 2-11 Host Interface (Continued)

Signal Name	Type	State During Reset or Stop ¹	Signal Description
$\overline{\text{HREQ}}/\text{HREQ}$	Output	Disconnected Internally	Host Request —When HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the Host Request (HREQ) output. The polarity of the host request is programmable, but is configured as active-low ($\overline{\text{HREQ}}$) following reset. The host request may be programmed as a driven or open-drain output.
$\overline{\text{HTRQ}}/\text{HTRQ}$	Output		Transmit Host Request —When HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the Transmit Host Request (HTRQ) output. The polarity of the host request is programmable, but is configured as active-low ($\overline{\text{HTRQ}}$) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input or Output		<p>Port B 14—When the HI08 is programmed to interface a multiplexed host bus and the signal is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.</p> <p>This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.</p>

Table 2-11 Host Interface (Continued)

Signal Name	Type	State During Reset or Stop ¹	Signal Description
HACK/ HACK	Input	Discon- nected Internally	Host Acknowledge —When HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the Host Acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable, but is configured as active-low (HACK) after reset.
$\overline{\text{HRRQ}}$ / HRRQ	Output		Receive Host Request —When HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the Receive Host Request (HRRQ) output. The polarity of the host request is programmable, but is configured as active-low ($\overline{\text{HRRQ}}$) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input or Output		Port B 15 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. This input is 5 V tolerant. This pin is electrically disconnected internally during Stop mode.
Note: 1. The Wait processing state does not affect the signal 's state.			

2.9 ENHANCED SYNCHRONOUS SERIAL INTERFACE 0 (ESSI0)

There are two synchronous serial interfaces (ESSI0 and ESSI1) that provide a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals which implement the Motorola Serial Peripheral Interface (SPI).

Table 2-12 Enhanced Synchronous Serial Interface 0 (ESSI0)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
SC00 PC0	Input or Output	Input	Disconnected Internally	<p>Serial Control 0—The function of SC00 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal will be used for the receive clock I/O (Schmitt-trigger input). For Synchronous mode, this signal is used either for Transmitter 1 output or for Serial I/O Flag 0.</p> <p>Port C 0—The default configuration following reset is GPIO input PC0. When configured as PC0, signal direction is controlled through the Port C Direction Register (PRRC). The signal can be configured as ESSI signal SC00 through the Port C Control Register (PCRC).</p> <p>This input is 5 V tolerant.</p>
SC01 PC1	Input/Output Input or Output	Input	Disconnected Internally	<p>Serial Control 1—The function of this signal is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is the receiver frame sync I/O. For Synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.</p> <p>Port C 1—The default configuration following reset is GPIO input PC1. When configured as PC1, signal direction is controlled through PRRRC. The signal can be configured as an ESSI signal SC01 through PCRC.</p> <p>This input is 5 V tolerant.</p>

Table 2-12 Enhanced Synchronous Serial Interface 0 (ESSI0) (Continued)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
SC02	Input/ Output	Input	Discon- nected Internally	Serial Control Signal 2 —SC02 is used for frame sync I/O. SC02 is the frame sync for both the transmitter and receiver in Synchronous mode, and for the transmitter only in Asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PC2	Input or Output			Port C 2 —The default configuration following reset is GPIO input PC2. When configured as PC2, signal direction is controlled through PRRC0. The signal can be configured as an ESSI signal SC02 through PCRC. This input is 5 V tolerant.

Table 2-12 Enhanced Synchronous Serial Interface 0 (ESSI0) (Continued)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
SCK0	Input/Output	Input	Disconnected Internally	<p>Serial Clock—SCK0 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the ESSI interface. The SCK0 is a clock input or output used by both the transmitter and receiver in Synchronous modes, or by the transmitter in Asynchronous modes.</p> <p>Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6 T (i.e., the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.</p>
PC3	Input or Output			<p>Port C 3—The default configuration following reset is GPIO input PC3. When configured as PC3, signal direction is controlled through PRRC. The signal can be configured as an ESSI signal SCK0 through PCRC.</p> <p>This input is 5 V tolerant.</p>
SRD0	Input/Output	Input	Disconnected Internally	<p>Serial Receive Data—SRD0 receives serial data and transfers the data to the ESSI Receive Shift Register. SRD0 is an input when data is being received.</p>
PC4	Input or Output			<p>Port C 4—The default configuration following reset is GPIO input PC4. When configured as PC4, signal direction is controlled through PRRC. The signal can be configured as an ESSI signal SRD0 through PCRC.</p> <p>This input is 5 V tolerant.</p>

Table 2-12 Enhanced Synchronous Serial Interface 0 (ESSIO) (Continued)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
STD0	Input/ Output	Input	Discon- nected Internally	Serial Transmit Data —STD0 is used for transmitting data from the serial Transmit Shift Register. STD0 is an output when data is being transmitted.
PC5	Input or Output			Port C 5 —The default configuration following reset is GPIO input PC5. When configured as PC5, signal direction is controlled through PRRC. The signal can be configured as an ESSI signal STD0 through PCRC. This input is 5 V tolerant.

Note: 1. The Wait processing state does not affect the signal's state.

2.10 ENHANCED SYNCHRONOUS SERIAL INTERFACE 1 (ESSI1)

Table 2-13 Enhanced Synchronous Serial Interface 1 (ESSI1)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
SC10 PD0	Input or Output	Input	Disconnected Internally	<p>Serial Control 0—The function of SC10 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal will be used for the receive clock I/O (Schmitt-trigger input). For Synchronous mode, this signal is used either for Transmitter 1 output or for Serial I/O Flag 0.</p> <p>Port D 0—The default configuration following reset is GPIO input PD0. When configured as PD0, signal direction is controlled through the Port D Direction Register (PRRD). The signal can be configured as an ESSI signal SC10 through the Port D Control Register (PCRD).</p> <p>This input is 5 V tolerant.</p>
SC11 PD1	Input/Output Input or Output	Input	Disconnected Internally	<p>Serial Control 1—The function of this signal is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is the receiver frame sync I/O. For Synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.</p> <p>Port D 1—The default configuration following reset is GPIO input PD1. When configured as PD1, signal direction is controlled through PRRD. The signal can be configured as an ESSI signal SC11 through PCRD.</p> <p>This input is 5 V tolerant.</p>

Table 2-13 Enhanced Synchronous Serial Interface 1 (ESSI1) (Continued)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
SC12	Input/ Output	Input	Discon- nected Internally	<p>Serial Control Signal 2—SC12 is used for frame sync I/O. SC12 is the frame sync for both the transmitter and receiver in Synchronous mode, and for the transmitter only in Asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in Synchronous operation).</p>
PD2	Input or Output			<p>Port D 2—The default configuration following reset is GPIO input PD2. When configured as PD2, signal direction is controlled through PRRD. The signal can be configured as an ESSI signal SC12 through PCRD.</p> <p>This input is 5 V tolerant.</p>

Table 2-13 Enhanced Synchronous Serial Interface 1 (ESSI1) (Continued)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
SCK1	Input/ Output	Input	Discon- nected Internally	<p>Serial Clock—SCK1 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the ESSI interface. The SCK1 is a clock input or output used by both the transmitter and receiver in Synchronous modes, or by the transmitter in Asynchronous modes.</p> <p>Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (i.e., the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.</p>
PD3	Input or Output			<p>Port D 3—The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through PRRD. The signal can be configured as an ESSI signal SCK1 through PCRDR.</p> <p>This input is 5 V tolerant.</p>
SRD1	Input/ Output	Input	Discon- nected Internally	<p>Serial Receive Data—SRD1 receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received.</p>
PD4	Input or Output			<p>Port D 4—The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through PRRD. The signal can be configured as an ESSI signal SRD1 through PCRDR.</p> <p>This input is 5 V tolerant.</p>

Table 2-13 Enhanced Synchronous Serial Interface 1 (ESSI1) (Continued)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
STD1	Input/ Output	Input	Discon- nected Internally	Serial Transmit Data —STD1 is used for transmitting data from the serial Transmit Shift Register. STD1 is an output when data is being transmitted.
PD5	Input or Output			Port D 5 —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through PRRD. The signal can be configured as an ESSI signal STD1 through PCRDR. This input is 5 V tolerant.
Note: 1. The Wait processing state does not affect the signal's state.				

2.11 SERIAL COMMUNICATION INTERFACE (SCI)

The Serial Communication interface (SCI) provides a full duplex port for serial communication to other DSPs, microprocessors, or peripherals such as modems.

Table 2-14 Serial Communication Interface (SCI)

Signal Name	Type	State During ¹		Signal Description
		Reset	Stop	
RXD	Input	Input	Discon- nected Internally	Serial Receive Data —This input receives byte oriented serial data and transfers it to the SCI Receive Shift Register.
PE0	Input or Output			<p>Port E 0—The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the SCI Port E Direction Register (PRRE). The signal can be configured as an SCI signal RXD through the SCI Port E Control Register (PCRE).</p> <p>This input is 5 V tolerant.</p>
TXD	Output	Input	Discon- nected Internally	Serial Transmit Data —This signal transmits data from SCI Transmit Data Register.
PE1	Input or Output			<p>Port E 1—The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the SCI PRRE. The signal can be configured as an SCI signal TXD through the SCI PCRE.</p> <p>This input is 5 V tolerant.</p>
SCLK	Input/ Output	Input	Discon- nected Internally	Serial Clock —This is the bidirectional Schmitt-trigger input signal providing the input or output clock used by the transmitter and/or the receiver.
PE2	Input or Output			<p>Port E 2—The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the SCI PRRE. The signal can be configured as an SCI signal SCLK through the SCI PCRE.</p> <p>This input is 5 V tolerant.</p>
<p>Note: 1. The Wait processing state does not affect the signal's state.</p>				

Timers

2.12 TIMERS

Three identical and independent timers are implemented in the DSP56302. Each timer can use internal or external clocking, and can interrupt the DSP56303 after a specified number of events (clocks), or can signal an external device after counting a specific number of internal events.

Table 2-15 Triple Timer Signals

Signal Name	Type	State During Reset		Signal Description
		Reset	Stop	
TIO0	Input or Output	Input	Disconnected Internally	<p>Timer 0 Schmitt-Trigger Input/Output— When Timer 0 functions as an external event counter or in Measurement mode, TIO0 is used as input. When Timer 0 functions in Watchdog, Timer, or Pulse Modulation mode, TIO0 is used as output.</p> <p>The default mode after reset is GPIO input. This can be changed to output or configured as a Timer Input/Output through the Timer 0 Control/Status Register (TCSR0).</p> <p>This input is 5 V tolerant.</p>
TIO1	Input or Output	Input	Disconnected Internally	<p>Timer 1 Schmitt-Trigger Input/Output— When Timer 1 functions as an external event counter or in Measurement mode, TIO1 is used as input. When Timer 1 functions in Watchdog, Timer, or Pulse Modulation mode, TIO1 is used as output.</p> <p>The default mode after reset is GPIO input. This can be changed to output or configured as a Timer Input/Output through the Timer 1 Control/Status Register (TCSR1).</p> <p>This input is 5 V tolerant.</p>

Table 2-15 Triple Timer Signals (Continued)

Signal Name	Type	State During Reset		Signal Description
		Reset	Stop	
TIO2	Input or Output	Input	Disconnected Internally	<p>Timer 2 Schmitt-Trigger Input/Output—When Timer 2 functions as an external event counter or in Measurement mode, TIO2 is used as input. When Timer 2 functions in Watchdog, Timer, or Pulse Modulation mode, TIO2 is used as output.</p> <p>The default mode after reset is GPIO input. This can be changed to output or configured as a Timer Input/Output through the Timer 2 Control/Status Register (TCSR2).</p> <p>This input is 5 V tolerant.</p>
<p>Note: The Wait processing state does not affect the signal's state.</p>				

2.13 OnCE/JTAG INTERFACE

Table 2-16 OnCE/JTAG Interface

Signal Name	Type	State During Reset	Signal Description
TCK	Input	Input	<p>Test Clock—TCK is a test clock input signal used to synchronize the JTAG test logic.</p> <p>This input is 5 V tolerant.</p>
TDI	Input	Input	<p>Test Data Input—TDI is a test data serial input signal used for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor.</p> <p>This input is 5 V tolerant.</p>

Table 2-16 OnCE/JTAG Interface (Continued)

Signal Name	Type	State During Reset	Signal Description
TDO	Output	Tri-stated	Test Data Output —TDO is a test data serial output signal used for test instructions and data. TDO is tri-statable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TMS	Input	Input	Test Mode Select —TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor. This input is 5 V tolerant.
$\overline{\text{TRST}}$	Input	Input	Test Reset — $\overline{\text{TRST}}$ is an active-low Schmitt-trigger input signal used to asynchronously initialize the test controller. $\overline{\text{TRST}}$ has an internal pull-up resistor. $\overline{\text{TRST}}$ must be asserted after power up. This input is 5 V tolerant.


Table 2-16 OnCE/JTAG Interface (Continued)

Signal Name	Type	State During Reset	Signal Description
\overline{DE}	Input/Output	Input	<p>Debug Event—\overline{DE} is an open-drain, bidirectional, active-low signal providing, as an input, a means of entering the Debug mode of operation from an external command controller, and as an output, a means of acknowledging that the chip has entered the Debug mode. This signal, when asserted as an input, causes the DSP56300 core to finish the current instruction being executed, save the instruction pipeline information, enter the Debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters the Debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The \overline{DE} has an internal pull-up resistor.</p> <p>This is not a standard part of the JTAG Test Access Port (TAP) Controller. The signal connects directly to the OnCE module to initiate Debug mode directly or to provide a direct external indication that the chip has entered the Debug mode. All other interfacing with the OnCE module must occur through the JTAG port.</p> <p>This input is 5 V tolerant.</p>



SECTION 3

MEMORY CONFIGURATION



3.1	MEMORY SPACES.....	3-3
3.2	RAM CONFIGURATION.....	3-5
3.3	MEMORY CONFIGURATIONS.....	3-7
3.4	MEMORY MAPS.....	3-9
3.5	INTERNAL I/O MEMORY MAP.....	3-18

3.1 MEMORY SPACES

The DSP56302 provides three independent memory spaces:

- Program
- X data
- Y data

Each memory space uses 24-bit addressing by default, allowing access to 16 M of memory. The program and data word length is 24 bits.

The DSP56302 provides a Sixteen-bit Compatibility mode that effectively uses 16-bit addressing for each memory space, allowing access to 64 K each of memory. This mode puts 0s in the most significant byte of the usual (24-bit) program and data word, and ignores the zeroed byte, thus effectively using 16-bit program and data words. The Sixteen-bit Compatibility mode allows the DSP56302 to use 56000 object code without change (thus minimizing system cost for applications that use the smaller address space). See the *DSP56300 Family Manual*, **Section 6.4** for further information.

3.1.1 Program Memory Space

Program memory space consists of:

- Internal program memory (Program RAM, 20 K by default)
- Bootstrap Program ROM (192 x 24-bit)
- (Optionally) off-chip memory expansion (as much as 16 M in 24-bit mode and 64 K in 16-bit mode)
- (Optionally) Instruction Cache (1 K) formed from Program RAM

Program memory space at locations \$FF00C0 to \$FFFFFF is reserved and should not be accessed.

3.1.2 Data Memory Spaces

Data memory space is divided into X data memory and Y data memory to match the natural partitioning of DSP algorithms. The data memory partitioning allows the

Memory Spaces

DSP56302 to feed two operands to the Data ALU simultaneously, enabling it to perform a multiply-accumulate operation in one clock cycle.

X and Y data memory are identical in structure and functionality, except for the upper 128 words of each space. The upper 128 words of X data memory are reserved for internal I/O. It is suggested that the programmer reserve the upper 128 words of Y data memory for external I/O (for further information, see **Section 3.1.2.1** and **Section 3.1.2.2**).

X and Y data memory space each consist of:

- Internal data memory (X data RAM and Y data RAM, the default size of each is 7 K, but they can be switched to 5 K each)
- (Optionally) Off-chip memory expansion (up to 16 M in the 24-bit Address mode and 64 K in the 16-bit Address mode).

3.1.2.1 X Data Memory Space

The on-chip peripheral registers and some of the DSP56302 core registers occupy the top 128 locations of X data memory (\$FFFF80–\$FFFFFF in the 24-bit Address mode or \$FF80–\$FFFF in the 16-bit Address mode). This area is called X-I/O space, and it can be accessed by MOVE and MOVEP instructions and by bit oriented instructions (BCHG, BCLR, BSET, BTST, BRCLR, BRSET, BSCLR, BSSET, JCLR, JSET, JSCLR, and JSSET). For a listing of the contents of this area, see the Programming Sheets in **Appendix D**.

The X memory space at locations \$FF0000 to \$FFEFFF is reserved and should not be accessed.

3.1.2.2 Y Data Memory Space

The off-chip peripheral registers should be mapped into the top 128 locations of Y data memory (\$FFFF80–\$FFFFFF in the 24-bit Address mode or \$FF80–\$FFFF in the 16-bit Address mode) to take advantage of the Move Peripheral Data (MOVEP) instruction and the bit oriented instructions (BCHG, BCLR, BSET, BTST, BRCLR, BRSET, BSCLR, BSSET, JCLR, JSET, JSCLR, and JSSET).

The Y memory space at locations \$FF0000 to \$FFEFFF is reserved and should not be accessed.

3.1.3 Memory Space Configuration

Memory space addressing is 24-bit by default. The DSP56302 switches to Sixteen-bit Address Compatibility mode by setting the Sixteen-bit Compatibility (SC) bit in the Status Register (SR).

Table 3-1 Memory Space Configuration Bit Settings for the DSP56302

Bit Abbreviation	Bit Name	Bit Location	Cleared = 0 Effect (Default)	Set = 1 Effect
SC	Sixteen-bit Compatibility	SR 13	16 M word address space (24-bit address)	64 K word address space (16-bit address)

Memory maps for the different configurations are shown in **Figure 3-1** to **Figure 3-8**.

3.2 RAM CONFIGURATION

The DSP56302 contains 34 K of RAM, divided by default into:

- Program RAM (20 K)
- X data RAM (7 K)
- Y data RAM (7 K)

RAM configuration depends on two bits: the Cache Enable (CE) of the SR and the Memory Select (MS) of the Operating Mode Register (OMR).

Table 3-2 RAM Configuration Bit Settings for the DSP56302

Bit Abbreviation	Bit Name	Bit Location	Cleared = 0 Effect (Default)	Set = 1 Effect
CE	Cache Enable	SR 19	Cache Disabled	Cache Enabled 1 K
MS	Memory Switch	OMR 7	Program RAM 20 K X data RAM 7 K Y data RAM 7 K	Program RAM 24 K X data RAM 5 K Y data RAM 5 K

Memory maps for the different configurations are shown in **Figure 3-1** to **Figure 3-8**.

RAM Configuration

Note: The MS bit may not be changed when CE is set. The Instruction Cache occupies the top 1 K of what would otherwise be Program RAM, and to switch memory into or out of Program RAM when the cache is enabled will cause conflicts. To change the MS bit when CE is set:

1. Clear CE.
2. Change MS.
3. Set CE.

3.2.1 On-Chip Program Memory (Program RAM)

The on-chip Program RAM consists of 24-bit wide, high-speed, internal Static RAM occupying the lowest 20 K (default), 23 K, 24 K, or 19 K locations in the program memory space (depending on the settings of the MS and CE bits). The Program RAM default organization is eighty banks of 256 24-bit words (20 K). The upper eight banks of both X data RAM and Y data RAM can be configured as Program RAM by setting the MS bit. When the CE is set, the upper 1 K of Program RAM is used as an internal Instruction Cache.

CAUTION

While the contents of Program RAM are unaffected by toggling the MS bit, the location of program data placed in the Program RAM/Instruction Cache area changes after the MS bit is toggled, since the cache always occupies the top-most 1 K Program RAM addresses. To preserve program data integrity, do not set or clear the MS bit when the CE bit is set. See Section 3.2 for the correct procedure.

3.2.2 On-Chip X Data Memory (X Data RAM)

The on-chip X data RAM consists of 24-bit wide, high-speed, internal Static RAM occupying the lowest 7 K (default) or 5 K locations in the X memory space. The size of the X data RAM depends on the setting of the MS bit (default: MS is cleared). The X data RAM default organization is twenty-eight banks of 256 (7 K) 24-bit words. Eight banks of RAM can be switched from the X data RAM to the Program RAM by setting the MS bit (leaving 5 K of X data RAM).

3.2.3 On-Chip Y Data Memory (Y Data RAM)

The on-chip Y data RAM consists of 24-bit wide, high-speed, internal Static RAM occupying the lowest 7 K (default) or 5 K locations in the Y memory space. The size of the Y data RAM is dependent on the setting of the MS bit (default: MS is cleared). The Y data RAM default organization is twenty-eight banks of 256 (7 K) 24-bit words. Eight banks of RAM may be switched from the Y data RAM to the Program RAM by setting the MS bit (leaving 5 K of Y data RAM).

3.2.4 Bootstrap ROM

The bootstrap code is accessed at addresses \$FF0000 to \$FFF0BF (192 words) in program memory space. The bootstrap ROM can not be accessed in 16-bit Address Compatibility mode. See **Appendix A** for a complete listing of the bootstrap code.

3.3 MEMORY CONFIGURATIONS

Memory configuration determines the size and address range for addressable memory, and the amount of memory allocated to Program RAM, data RAM, and the Instruction Cache.

3.3.1 Memory Space Configurations

The memory space configurations are listed in **Table 3-3**.

Table 3-3 Memory Space Configurations for the DSP56302

SC Bit Setting	Addressable Memory Size	Address Range	Number of Address Bits
0	16 M words	\$000000–\$FFFFFF	24
1	64 K words	\$0000–\$FFFF	16

3.3.2 RAM Configurations

The RAM configurations for the DSP56302 are listed in **Table 3-4**.

Table 3-4 RAM Configurations for the DSP56302

Bit Settings		Memory Sizes (in K)			
MS	CE	Program RAM	X data RAM	Y data RAM	Cache
0	0	20	7	7	0
0	1	19	7	7	1
1	0	24	5	5	0
1	1	23	5	5	1

The actual memory locations for Program RAM and the Instruction Cache in the Program memory space are determined by the MS and CE bits, and their addresses are given in **Table 3-5**.

Table 3-5 Memory Locations for Program RAM and Instruction Cache

MS	CE	Program RAM Location	Cache Location
0	0	\$0000-\$4FFF	N/A
0	1	\$0000-\$4BFF	\$4C00-\$4FFF
1	0	\$0000-\$5FFF	N/A
1	1	\$0000-\$5BFF	\$5C00-\$5FFF

The actual memory locations for both X and Y data RAM in their own memory space are determined by the MS bit, and their addresses are listed in **Table 3-6**.


Table 3-6 Memory Locations for Data RAM

MS	Data RAM Location
0	\$0000-\$1BFF
1	\$0000-\$13FF

3.4 MEMORY MAPS

The following figures describe each of the memory space and RAM configurations defined by the settings of the SC, MS, and CE bits. The figures show the configuration and the table describes the bit settings, memory sizes, and memory locations.


Default



Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
0	0	0	20 K \$0000-\$4FFF	7 K \$0000-\$1BFF	7 K \$0000-\$1BFF	None	16 M

AA0557

Figure 3-1 Default Settings (0, 0, 0)




Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
0	0	1	19K \$0000– \$4BFF	7 K \$0000– \$1BFF	7 K \$0000– \$1BFF	1 K \$4C00– \$4FFF	16 M

AA0561

Figure 3-2 Instruction Cache Enabled (0, 0, 1)

Memory Configuration


Memory Maps



Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
0	1	0	24 K \$0000– \$5FFF	5 K \$0000– \$13FF	5 K \$0000– \$13FF	None	16 M

AA0559

Figure 3-3 Switched Program RAM (0, 1, 0)




Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
0	1	1	23 K \$0000– \$5BFF	5K \$0000– \$13FF	5 K \$0000– \$13FF	1 K \$5C00– \$5FFF	16 M

AA0563

Figure 3-4 Switched Program RAM and Instruction Cache Enabled (0, 1, 1)

Memory Configuration


Memory Maps



Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
1	0	0	20 K \$0000– \$4FFF	7 K \$0000– \$1BFF	7 K \$0000– \$1BFF	None	64 K

AA0558

Figure 3-5 16-bit Space with Default RAM (1, 0, 0)




Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
1	0	1	19 K \$0000– \$4BFF	7 K \$0000– \$1BFF	7 K \$0000– \$1BFF	1 K \$4C00– \$4FFF	64 K

AA0562

Figure 3-6 16-bit Space with Instruction Cache Enabled (1, 0, 1)

Memory Configuration


Memory Maps



Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
1	1	0	24 K \$0000– \$5FFF	5 K \$0000– \$13FF	5 K \$0000– \$13FF	None	64 K

AA0560

Figure 3-7 16-bit Space with Switched Program RAM (1, 1, 0)



Bit Settings			Memory Configuration				
SC	MS	CE	Program RAM	X Data RAM	Y Data RAM	Cache	Addressable Memory Size
1	1	1	23 K \$0000– \$5FFF	5K \$0000– \$13FF	5 K \$0000– \$13FF	1 K \$5C00– \$5FFF	64 K

AA0564

Figure 3-8 16-bit Space, Switched Program RAM, Instruction Cache Enabled (1, 1, 1)


3.5 INTERNAL I/O MEMORY MAP

The DSP56302 internal X-I/O space (the top 128 locations of the X data memory space) is listed in **Appendix D, Table D-2**.



SECTION 4

CORE CONFIGURATION



4.1	INTRODUCTION	4-3
4.2	OPERATING MODES	4-3
4.3	BOOTSTRAP PROGRAM	4-4
4.4	INTERRUPT SOURCES AND PRIORITIES	4-9
4.5	DMA REQUEST SOURCES	4-16
4.6	OPERATING MODE REGISTER (OMR)	4-17
4.7	PLL CONTROL REGISTER	4-18
4.8	DEVICE IDENTIFICATION REGISTER	4-18
4.9	AA CONTROL REGISTERS (AAR1–AAR4)	4-19
4.10	JTAG BOUNDARY SCAN REGISTER (BSR)	4-20

4.1 INTRODUCTION

This chapter contains DSP56300 core configuration details specific to the DSP56302. These configuration details include:

- Operating modes
- Bootstrap program
- Interrupt sources and priorities
- DMA request sources
- Operating Mode Register
- PLL control register
- AA control registers
- JTAG Boundary Scan Register

For more information on specific registers or modules in the DSP56300 core, refer to the *DSP56300 Family Manual (DSP56300FM/AD)*.

4.2 OPERATING MODES

The DSP56302 begins operations by leaving Reset and going into one of eight operating modes. As the DSP56302 exits the Reset state it loads the values of MODA, MODB, MODC, and MODD into bits MA, MB, MC, and MD of the Operating Mode Register (OMR). These bit settings determine the chip's operating mode, which determines what bootstrap program option the chip uses to start up.

The MA–MD bits of the OMR can also be set directly by software. Jumping directly to the bootstrap program entry point (\$FF0000) after setting the OMR bits causes the DSP56302 to execute the specified bootstrap program option (except modes 0 and 8).

Table 4-1 shows the DSP56303 bootstrap operation modes, the corresponding settings of the external operational mode signal lines (the mode bits MA–MD in the OMR), and the reset vector address to which the DSP56302 jumps once it leaves the Reset state.

Table 4-1 DSP56302 Operating Modes

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
0	0	0	0	0	\$C00000	Expanded mode ¹
1	0 or 1	0	0	1	\$FF0000	Bootstrap from byte-wide memory (at \$D00000)
2	0 or 1	0	1	0	\$FF0000	Bootstrap through SCI
3	0 or 1	0	1	1	—	Reserved
4	0 or 1	1	0	0	\$FF0000	HI08 Bootstrap in ISA/DSP5630X
5	0 or 1	1	0	1	\$FF0000	HI08 Bootstrap in HC11 non-multiplexed
6	0 or 1	1	1	0	\$FF0000	HI08 Bootstrap in 8051 multiplexed bus
7	0 or 1	1	1	1	\$FF0000	HI08 Bootstrap in 68302 bus
8	1	0	0	0	\$008000	Expanded mode

Note: 1. Address \$C00000 is reflected as address \$00000 on Port A signals A0–A17.

4.3 BOOTSTRAP PROGRAM

The bootstrap program is factory-programmed in an internal 192 word by 24-bit bootstrap ROM located in Program memory space at locations \$FF0000–\$FF00BF. The bootstrap program can load any Program RAM segment from an external byte-wide EPROM, the SCI, or the host port.

The bootstrap program code is listed in **Appendix A**.

On exiting the Reset state, the DSP56302:

1. Samples the MODA, MODB, MODC and MODD signal lines
2. Loads their values into bits MA, MB, MC, and MD in the OMR

The contents of the MA, MB, MC, and MD bits determine which bootstrap mode the DSP56302 enters:

1. If MA, MB, MC, and MD are all cleared (Bootstrap mode 0), the program bypasses the bootstrap ROM and the DSP56302 starts loading instructions from external program memory location \$C00000.
2. If MA, MB, and MC are cleared and MD is set (Bootstrap mode 8), the program bypasses the bootstrap ROM and the DSP56302 starts loading in instruction values from external program memory location \$008000.
3. Otherwise (Bootstrap modes 1–7), the DSP56302 jumps to the bootstrap program entry point at \$FF0000.

If the bootstrap program is loading via the Host Interface (HI08), setting the HF0 bit in the HSR causes the DSP56302 to stop loading and begin execution of the loaded program at the specified start address.

See **Table 4-1** on page 4-4 for a tabular description of the mode bit settings for the operating modes.

The bootstrap program options (except modes 0 and 8) can be invoked at any time by setting the MA, MB, MC, and MD bits in the OMR and jumping to the bootstrap program entry point, \$FF0000. The mode selection bits in the OMR can be set directly by software.

Bootstrap modes 0 and 8 are the normal functioning modes for the DSP56302. Bootstrap modes 1–7 are the bootstrap modes proper.

In bootstrap modes 1–7, the bootstrap program expects the following data sequence when downloading the user program through an external port:

1. Three bytes defining the number of (24-bit) program words to be loaded
2. Three bytes defining the (24-bit) start address to which the user program loads in the DSP56302 program memory
3. The user program (three bytes for each 24-bit program word)

The three bytes for each data sequence must be loaded with the least significant byte first.

Once the bootstrap program completes loading the specified number of words, it jumps to the specified starting address and executes the loaded program.

Core Configuration

Bootstrap Program

4.3.1 Mode 0: Expanded Mode

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
0	0	0	0	0	\$C00000	Expanded mode

The bootstrap ROM is bypassed and the DSP56302 starts fetching instructions beginning at address \$C00000. Memory accesses are performed using SRAM memory access type with 31 wait states and no address attributes selected.

4.3.2 Mode 1: Bootstrap from Byte-Wide External Memory

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
1	0 or 1	0	0	1	\$FF0000	Bootstrap from byte-wide memory (at \$D00000)

The bootstrap program loads instructions through Port A from external byte-wide memory, starting at P:\$D00000. The SRAM memory access type is selected by the values in Address Attribute Register 1 (AAR1). Thirty-one (31) wait states are inserted between each memory access. Address \$D00000 is reflected as address \$00000 on Port A signals HA0-HA17.

4.3.3 Mode 2: Bootstrap Through SCI

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
2	0 or 1	0	1	0	\$FF0000	Bootstrap through SCI

Instructions are loaded through the SCI. The bootstrap program sets the SCI to operate in 10-bit Asynchronous mode, with 1 start bit, 8 data bits, 1 stop bit and no parity. Data is received in this order; start bit, 8 data bits (Least Significant Bit first), and one stop bit. Data is aligned in the SCI Receive Data Register with the Least Significant Bit of the least significant byte of the received data appearing at bit 0. The

user must provide an external clock source with a frequency at least 16 times the transmission data rate. Each byte received by the SCI is echoed back through the SCI transmitter to the external transmitter.

4.3.4 Mode 3: Reserved

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
3	0 or 1	0	1	1	—	Reserved

This mode is reserved for future use.

4.3.5 Mode 4: Bootstrap Through HI08 in ISA/DSP5630X Mode (8-Bit Wide Bus)

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
4	0 or 1	1	0	0	\$FF0000	HI08 Bootstrap in ISA/DSP5630X

In this mode, the HI08 is configured to interface with an ISA bus or with the memory expansion port of a master DSP5630X processor.

If the host processor sets Host Flag 0 (HF0) in the HI08 Interface Control Register (HCR) while writing the initialization program, the bootstrap program stops loading instructions, jumps to the starting address specified and executes the loaded program.

4.3.6 Mode 5: Bootstrap Through HI08 in HC11 Non-Multiplexed Mode

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
5	0 or 1	1	0	1	\$FF0000	HI08 Bootstrap in HC11 non-multiplexed

The bootstrap program sets the Host Interface to interface with the Motorola HC11 microcontroller.

If the host processor sets Host Flag 0 (HF0) in the HI08 Interface Control Register (HCR) while writing the initialization program, the bootstrap program stops loading instructions, jumps to the starting address specified and executes the loaded program.

4.3.7 Mode 6: Bootstrap Through HI08 in 8051 Multiplexed Bus Mode

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
6	0 or 1	1	1	0	\$FF0000	HI08 Bootstrap in 8051 multiplexed bus

The bootstrap program sets the Host Interface to interface with the Intel 8051 bus.

If the host processor sets Host Flag 0 (HF0) in the HI08 Interface Control Register (HCR) while writing the initialization program, the bootstrap program stops loading instructions, jumps to the starting address specified and executes the loaded program.

4.3.8 Mode 7: Bootstrap Through HI08 in 68302/68360 Bus Mode

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
7	0 or 1	1	1	1	\$FF0000	HI08 Bootstrap in 68302 bus

The bootstrap program sets the Host Interface to interface with the Motorola 68302 or 68360 bus.

If the host processor sets Host Flag 0 (HF0) in the HCR while writing the initialization program, the bootstrap program stops loading instructions, jumps to the starting address specified and executes the loaded program.

4.3.9 Mode 8: Expanded Mode

Mode	MODD	MODC	MODB	MODA	Reset Vector	Description
8	1	0	0	0	\$008000	Expanded mode

The bootstrap ROM is bypassed and the DSP56302 starts fetching instructions beginning at address \$008000. Memory accesses are performed using SRAM memory access type with 31 wait states and no address attributes selected.

4.4 INTERRUPT SOURCES AND PRIORITIES

Interrupt handling by the DSP56302, like that of all DSP56300 family members, has been optimized for DSP applications. Refer to **Section 7** of the *DSP56300 Family Manual*. The interrupt table is located in the 256 locations of program memory pointed to by the Vector Base Address (VBA) register in the Program Control Unit.

4.4.1 Interrupt Sources

Each interrupt is allocated two instructions in the table, so there are 128 table entries for interrupt handling. **Table 4-2** shows the table entry address for each interrupt

Interrupt Sources and Priorities

source. The DSP56302 initialization program loads the table entry for each interrupt serviced with two interrupt servicing instructions.

In the DSP56302, only 46 of the 128 vector addresses are used for specific interrupt sources. The remaining 82 are reserved. If it is known that certain interrupts will not be used, those interrupt vector locations may be used for program or data storage.

Table 4-2 Interrupt Sources

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$00	3	Hardware RESET
VBA:\$02	3	Stack Error
VBA:\$04	3	Illegal Instruction
VBA:\$06	3	Debug Request Interrupt
VBA:\$08	3	Trap
VBA:\$0A	3	Non-Maskable Interrupt ($\overline{\text{NMI}}$)
VBA:\$0C	3	Reserved
VBA:\$0E	3	Reserved
VBA:\$10	0-2	$\overline{\text{IRQA}}$
VBA:\$12	0-2	$\overline{\text{IRQB}}$
VBA:\$14	0-2	$\overline{\text{IRQC}}$
VBA:\$16	0-2	$\overline{\text{IRQD}}$
VBA:\$18	0-2	DMA Channel 0
VBA:\$1A	0-2	DMA Channel 1
VBA:\$1C	0-2	DMA Channel 2
VBA:\$1E	0-2	DMA Channel 3
VBA:\$20	0-2	DMA Channel 4
VBA:\$22	0-2	DMA Channel 5
VBA:\$24	0-2	TIMER 0 Compare
VBA:\$26	0-2	TIMER 0 Overflow
VBA:\$28	0-2	TIMER 1 Compare
VBA:\$2A	0-2	TIMER 1 Overflow
VBA:\$2C	0-2	TIMER 2 Compare
VBA:\$2E	0-2	TIMER 2 Overflow

Table 4-2 Interrupt Sources (Continued)

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$30	0-2	ESSIO Receive Data
VBA:\$32	0-2	ESSIO Receive Data With Exception Status
VBA:\$34	0-2	ESSIO Receive Last Slot
VBA:\$36	0-2	ESSIO Transmit Data
VBA:\$38	0-2	ESSIO Transmit Data With Exception Status
VBA:\$3A	0-2	ESSIO Transmit Last Slot
VBA:\$3C	0-2	Reserved
VBA:\$3E	0-2	Reserved
VBA:\$40	0-2	ESSI1 Receive Data
VBA:\$42	0-2	ESSI1 Receive Data With Exception Status
VBA:\$44	0-2	ESSI1 Receive Last Slot
VBA:\$46	0-2	ESSI1 Transmit Data
VBA:\$48	0-2	ESSI1 Transmit Data With Exception Status
VBA:\$4A	0-2	ESSI1 Transmit Last Slot
VBA:\$4C	0-2	Reserved
VBA:\$4E	0-2	Reserved
VBA:\$50	0-2	SCI Receive Data
VBA:\$52	0-2	SCI Receive Data With Exception Status
VBA:\$54	0-2	SCI Transmit Data
VBA:\$56	0-2	SCI Idle Line
VBA:\$58	0-2	SCI Timer
VBA:\$5A	0-2	Reserved
VBA:\$5C	0-2	Reserved
VBA:\$5E	0-2	Reserved
VBA:\$60	0-2	Host Receive Data Full
VBA:\$62	0-2	Host Transmit Data Empty
VBA:\$64	0-2	Host Command (Default)
VBA:\$66	0-2	Reserved
:	:	:
VBA:\$FE	0-2	Reserved

4.4.2 Interrupt Priority Levels

The DSP56302 has a four level interrupt priority structure. Each interrupt has two Interrupt Priority Level bits (IPL[1:0]) that determine its interrupt priority level. Level 0 is the lowest priority level. Level 3 is the highest level priority and is non-maskable. **Table 4-3** defines the IPL bits.

Table 4-3 Interrupt Priority Level Bits

IPL bits		Interrupts Enabled	Interrupts Masked	Interrupt Priority Level
xxL1	xxL0			
0	0	No	—	0
0	1	Yes	0	1
1	0	Yes	0, 1	2
1	1	Yes	0, 1, 2	3

There are two interrupt priority registers in the DSP56302. The IPR-C is dedicated to DSP56300 core interrupt sources and IPR-P is dedicated to DSP56302 peripheral

interrupt sources. IPR-C is shown on Figure 4-1 on page 4-13 and IPR-P is shown in Figure 4-2 on page 4-13.




Figure 4-1 Interrupt Priority Register C (IPR-C) (X:\$FFFFFF)




Figure 4-2 Interrupt Priority Register P (IPR-P) (X:\$FFFFFFE)

4.4.3 Interrupt Source Priorities within an IPL

If more than one interrupt request is pending when an instruction is executed, the interrupt source with the highest IPL is serviced first. When several interrupt requests having the same IPL are pending, another fixed-priority structure within that IPL determines which interrupt source is serviced first. This fixed priority list of interrupt sources within an IPL is shown in **Table 4-4**.

Table 4-4 Interrupt Source Priorities within an IPL

Priority	Interrupt Source
Level 3 (Nonmaskable)	
Highest	Hardware $\overline{\text{RESET}}$
	Stack Error
	Illegal Instruction
	Debug Request Interrupt
	Trap
Lowest	Non-Maskable Interrupt
Levels 0, 1, 2 (Maskable)	
Highest	$\overline{\text{IRQA}}$ (External Interrupt)
	$\overline{\text{IRQB}}$ (External Interrupt)
	$\overline{\text{IRQC}}$ (External Interrupt)
	$\overline{\text{IRQD}}$ (External Interrupt)
	DMA Channel 0 Interrupt
	DMA Channel 1 Interrupt
	DMA Channel 2 Interrupt
	DMA Channel 3 Interrupt
	DMA Channel 4 Interrupt
	DMA Channel 5 Interrupt

Table 4-4 Interrupt Source Priorities within an IPL (Continued)

Priority	Interrupt Source
	Host Command Interrupt
	Host Transmit Data Empty
	Host Receive Data Full
	ESSI0 RX Data with Exception Interrupt
	ESSI0 RX Data Interrupt
	ESSI0 Receive Last Slot Interrupt
	ESSI0 TX Data With Exception Interrupt
	ESSI0 Transmit Last Slot Interrupt
	ESSI0 TX Data Interrupt
	ESSI1 RX Data With Exception Interrupt
	ESSI1 RX Data Interrupt
	ESSI1 Receive Last Slot Interrupt
	ESSI1 TX Data With Exception Interrupt
	ESSI1 Transmit Last Slot Interrupt
	ESSI1 TX Data Interrupt
	SCI Receive Data With Exception Interrupt
	SCI Receive Data
	SCI Transmit Data
	SCI Idle Line
	SCI Timer
	TIMER0 Overflow Interrupt
	TIMER0 Compare Interrupt
	TIMER1 Overflow Interrupt
	TIMER1 Compare Interrupt

Table 4-4 Interrupt Source Priorities within an IPL (Continued)

Priority	Interrupt Source
	TIMER2 Overflow Interrupt
Lowest	TIMER2 Compare Interrupt

4.5 DMA REQUEST SOURCES

The DMA Request Source bits (DRS[4:0]) in the DMA Control/Status registers) encode the source of DMA requests used to trigger DMA transfers. The DMA request sources may be internal peripherals or external devices requesting service through the \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , or \overline{IRQD} signals. **Table 4-5** describes the meanings of the DRS bits.

Table 4-5 DMA Request Sources

DMA Request Source Bits DRS4... DRS0	Requesting Device
00000	External (\overline{IRQA} signal)
00001	External (\overline{IRQB} signal)
00010	External (\overline{IRQC} signal)
00011	External (\overline{IRQD} signal)
00100	Transfer Done from DMA channel 0
00101	Transfer Done from DMA channel 1
00110	Transfer Done from DMA channel 2
00111	Transfer Done from DMA channel 3
01000	Transfer Done from DMA channel 4
01001	Transfer Done from DMA channel 5
01010	ESSI0 Receive Data (RDF0 = 1)
01011	ESSI0 Transmit Data (TDE0 = 1)
01100	ESSI1 Receive Data (RDF1 = 1)

Table 4-5 DMA Request Sources (Continued)

DMA Request Source Bits DRS4.. DRS0	Requesting Device
01101	ESSI1 Transmit Data (TDE1 = 1)
01110	SCI Receive Data (RDRF = 1)
01111	SCI Transmit Data (TDRE = 1)
10000	Timer0 (TCF0 = 1)
10001	Timer1 (TCF1 = 1)
10010	Timer2 (TCF2 = 1)
10011	Host Receive Data Full (HRDF = 1)
10100	Host Transmit Data Empty (HTDE = 1)
10101–11111	Reserved

4.6 OPERATING MODE REGISTER (OMR)

The Operating Mode Register (OMR) is a 24-bit read/write register divided into three byte-sized units. The first two bytes (COM and EOM) are used to control the chip’s operating mode. The third byte (SCS) is used to control and monitor the stack extension. The OMR control bits are shown in **Figure 4-3**. Refer to the *DSP56300 Family Manual* for a complete description of the OMR.

SCS						EOM						COM											
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			SEN	WRP	EOV	EUN	XYS	ATE			BRT	TAS	BE	CDP1:0	MS	SD		EBD	MD	MC	MB	MA	
SEN—Stack Extension Enable						ATE—Address Tracing Enable						MS—Memory Switch Mode											
WRP—Extended Stack Wrap Flag						BRT—Bus Release Timing						SD—Stop Delay											
EOV—Extended Stack Overflow Flag						TAS—TA Synchronize Select						EBD—External Bus Disable											
EUN—Extended Stack Underflow Flag						BE—Burst Mode Enable						MD—Operating Mode D											
XYS—Stack Extension Space Select						CDP1—Core-DMA Priority 1						MC—Operating Mode C											
						CDP0—Core-DMA Priority 0						MB—Operating Mode B											
												MA—Operating Mode A											

■ - Reserved bit. Read as zero, should be written with zero for future compatibility.

AA0851

Figure 4-3 DSP56302 Operating Mode Register (OMR)

4.7 PLL CONTROL REGISTER

The PLL control register (PCTL) is an X-I/O mapped, 24-bit read/write register used to direct the operation of the on-chip PLL. The PCTL control bits are shown in **Figure 4-4**. Refer to the *DSP56300 Family Manual* for a full description of the PCTL.

11	10	9	8	7	6	5	4	3	2	1	0
MF11	MF10	MF9	MF8	MF7	MF6	MF5	MF4	MF3	MF2	MF1	MF0
23	22	21	20	19	18	17	16	15	14	13	12
PD3	PD2	PD1	PD0	COD	PEN	PSTP	XTLD	XTLR	DF2	DF1	DF0

AA0852

Figure 4-4 PLL Control Register (PCTL)

4.7.1 PCTL PLL Multiplication Factor Bits 0–11

The Multiplication Factor bits (MF[11:0]) define the Multiplication Factor (MF) that is applied to the PLL input frequency. The MF bits are cleared during DSP56302 hardware reset, which corresponds to an MF of one.

4.7.2 PCTL XTAL Disable Bit (XTLD) Bit 16

The XTAL Disable bit (XTLD) controls the on-chip crystal oscillator XTAL output. The XTLD bit is cleared during DSP56302 hardware reset, which means that the XTAL output signal is active, permitting normal operation of the crystal oscillator.

4.7.3 PCTL PreDivider Factor Bits (PD0–PD3) Bits 20–23

The PreDivider Factor bits (PD0–PD3) define the predivision factor (PDF) that will be applied to the PLL input frequency. The PD0–PD3 bits are cleared during DSP56302 hardware reset, which corresponds to a PDF of one.

4.8 DEVICE IDENTIFICATION REGISTER

The Device Identification Register (IDR) is a 24-bit, read-only factory programmed register which identifies DSP56300 family members. It specifies the derivative

number and revision number of the device. This information may be used in testing or by software. **Figure 4-5** gives the contents of the IDR.

Revision numbers are assigned as follows: \$0 is revision 0, \$1 is revision A, and so on.

Figure 4-5 Identification Register Configuration (Revision 0)

23	16	15	12	11	0
Reserved		Revision Number		Derivative Number	
\$00		\$0		\$302	

4.9 AA CONTROL REGISTERS (AAR1–AAR4)

The Address Attribute Register (AAR) is shown in **Figure 4-6**. There are four of these registers in the DSP56302 (AAR0–AAR3), one for each AA signal.

For a full description of the Address Attribute Registers see the *DSP56300 Family Manual*. Address multiplexing is not supported by the DSP56302. Bit 6 (BAM) of the AARs is reserved and should have only 0 written to it.




Figure 4-6 Address Attribute Registers (AAR0–AAR3) (X:\$FFFFFF9–\$FFFFFF6)


4.10 JTAG BOUNDARY SCAN REGISTER (BSR)

The Boundary Scan Register (BSR) in the DSP56302 JTAG implementation contains bits for all device signal and clock pins and associated control signals. All DSP56302 bidirectional pins have a corresponding register bit in the boundary scan register for pin data, and are controlled by an associated control bit in the boundary scan register. The BSR is listed in **Section 11**. The JTAG code listing is in **Appendix C**.



SECTION 5

GENERAL PURPOSE I/O



5.1	INTRODUCTION	5-3
5.2	PROGRAMMING MODEL	5-3

5.1 INTRODUCTION

The DSP56302 provides thirty-four bidirectional signals that can be configured as General Purpose Input/Output (GPIO) signals or as peripheral dedicated signals. No dedicated GPIO signals are provided. All of these signals are GPIO by default after reset. The control register settings of the DSP56302's peripherals determine whether these signals are used as GPIO or as peripheral dedicated signals. This section describes how signals may be used as GPIO.

5.2 PROGRAMMING MODEL

The Signals Description section (**Section 2**) of this manual describes the special uses of these signals in detail. There are five groups of these signals. They can be controlled separately or as groups. The groups are:

- Port B: sixteen GPIO signals (shared with the HI08 signals)
- Port C: six GPIO signals (shared with the ESSI0 signals)
- Port D: six GPIO signals (shared with the ESSI1 signals)
- Port E: three GPIO signals (shared with the SCI signals)
- Timers: three GPIO signals (shared with the Triple Timer signals)

5.2.1 Port B Signals and Registers

Each of the sixteen Port B signals not used as a HI08 signal can be configured as a GPIO signal. The GPIO functionality of Port B is controlled by three registers: Host Control Register (HCR), Host Port GPIO Data Register (HDR), and Host Port GPIO Direction Register (HDDR). These registers are described in **Section 6** of this document.

5.2.2 Port C Signals and Registers

Each of the six Port C signals not used as an ESSI0 signal can be configured as a GPIO signal. The GPIO functionality of Port C is controlled by three registers: Port C Control Register (PCRC), Port C Direction Register (PRRC), and Port C Data Register (PDRC). These registers are described in **Section 7** of this document.

5.2.3 Port D Signals and Registers

Each of the six Port D signals not used as a ESSI1 signal can be configured as a GPIO signal. The GPIO functionality of Port D is controlled by three registers: Port D Control Register (PCRD), Port D Direction Register (PRRD) and Port D Data Register (PDRD). These registers are described in **Section 7** of this document.

5.2.4 Port E Signals and Registers

Each of the three Port E signals not used as a SCI signal can be configured as a GPIO signal. The GPIO functionality of Port E is controlled by three registers: Port E Control Register (PCRE), Port E Direction Register (PRRE) and Port E Data Register (PDRE). These registers are described in **Section 8** of this document.


5.2.5 Triple Timer Signals

Each of the three Triple Timer Interface signals (TIO0–TIO2) not used as a timer signal can be configured as a GPIO signal. Each signal is controlled by the appropriate Timer Control Status register (TCSR0–TCSR2). These registers are described in **Section 9** of this document.



SECTION 6

HOST INTERFACE (HI08)



6.1	INTRODUCTION	6-3
6.2	HI08 FEATURES	6-3
6.3	HI08 HOST PORT SIGNALS	6-6
6.4	HI08 BLOCK DIAGRAM	6-7
6.5	HI08—DSP SIDE PROGRAMMER’S MODEL	6-8
6.6	HI08—EXTERNAL HOST PROGRAMMER’S MODEL	6-20
6.7	SERVICING THE HOST INTERFACE	6-31
6.8	HI08 PROGRAMMING MODEL - QUICK REFERENCE	6-34

6.1 INTRODUCTION

The Host Interface (HI08) is a byte-wide, full-duplex, double-buffered, parallel port that can be connected directly to the data bus of a host processor. The HI08 supports a variety of buses and provides glueless connection with a number of industry standard microcomputers, microprocessors, and DSPs.

The host bus can operate asynchronously to the DSP core clock, so the HI08 registers are divided into two banks. The host register bank is accessible to the external host and the DSP register bank is accessible to the DSP core.

The HI08 supports two classes of interfaces:

- Host Processor/Microcontroller (MCU) connection interface
- General Purpose I/O (GPIO) port

Signals not used as HI08 port signals can be configured as General Purpose I/O (GPIO) signals, up to a total of 16.

6.2 HI08 FEATURES

This section lists the features of the host to DSP and DSP to host interfaces. Further details are in **Section 6.5** and **Section 6.6**.

6.2.1 Host to DSP Core Interface

- Mapping:
 - Registers are directly mapped into eight internal X data memory locations
- Data word:
 - DSP56302 24-bit (native) data words are supported, as are 8-bit and 16-bit words
- Transfer modes:
 - DSP to host
 - Host to DSP
 - Host command

HI08 Features

- Handshaking protocols:
 - Software polled
 - Interrupt driven
 - Core DMA accesses
- Instructions:
 - Memory-mapped registers allow the standard MOVE instruction to be used to transfer data between the DSP56302 and external hosts.
 - Special MOVEP instruction provides for I/O service capability using fast interrupts.
 - Bit addressing instructions (e.g., BCHG, BCLR, BSET, BTST, JCLR, JSCLR, JSET, JSSET) simplify I/O service routines.

6.2.2 HI08 to Host Processor Interface

- Sixteen signals are provided to support non-multiplexed or multiplexed buses:
 - H0–H7/HAD0–HAD7 host data bus (H0–H7) **or** host multiplexed address/data bus (HAD0–HAD7)
 - HAS/HA0 address strobe (HAS) **or** host address line (HA0)
 - HA8/HA1 host address line (HA8) **or** host address line (HA1)
 - HA9/HA2 host address line (HA9) **or** host address line (HA2)
 - HRW/HRD read/write select (HRW) **or** read strobe (HRD)
 - HDS/HWR data strobe (HDS) **or** write strobe (HWR)
 - HCS/HA10 host chip select (HCS) **or** host address line (HA10)
 - HREQ/HTRQ host request (HREQ) **or** host transmit request (HTRQ)
 - HACK/HRRQ host acknowledge (HACK) **or** host receive request (HRRQ)
- Mapping:
 - HI08 registers are mapped into eight consecutive locations in external bus address space.
 - The HI08 acts as a memory or I/O-mapped peripheral for microprocessors, microcontrollers, etc.
- Data word: 8-bit

- Transfer modes:
 - Mixed 8-bit, 16-bit, and 24-bit data transfers
 - DSP to host
 - Host to DSP
 - Host command
- Handshaking protocols:
 - Software polled
 - Interrupt-driven (Interrupts are compatible with most processors, including the MC68000, 8051, HC11, and Hitachi H8.)
- Dedicated interrupts:
 - Separate interrupt lines for each interrupt source
 - Special host commands force DSP core interrupts under host processor control. These commands are useful for:
 - Real-time production diagnostics
 - Creating a debugging window for program development
 - Host control protocols
- Interface capabilities:
 - Glueless interface (no external logic required) to:
 - Motorola HC11
 - Hitachi H8
 - 8051 family
 - Thomson P6 family
 - Minimal glue-logic (pullups, pulldowns) required to interface to:
 - ISA bus
 - Motorola 68K family
 - Intel X86 family

6.3 HI08 HOST PORT SIGNALS

The host port signals are described in **Section 2**. Each host port signal may be programmed as a host port signal or as a GPIO signal, PB0–PB15 (see **Table 6-1** through **Table 6-3**, below).

Table 6-1 HI08 Signal Definitions for Various Operational Modes

HI08 port signal	Multiplexed address/data bus mode	Non-Multiplexed bus mode	GPIO mode
HAD0–HAD7	HAD0–HAD7	H0–H7	PB0–PB7
HAS/HA0	$\overline{\text{HAS}}$ /HAS	HA0	PB8
HA8/HA1	HA8	HA1	PB9
HA9/HA2	HA9	HA2	PB10
HCS/HA10	HA10	$\overline{\text{HCS}}$ /HCS	PB13

Table 6-2 HI08 Data Strobe Signals

HI08 port signal	Single strobe bus	Dual strobe bus	GPIO mode
HRW/HRD	HRW	$\overline{\text{HRD}}$ /HRD	PB11
HDS/HWR	$\overline{\text{HDS}}$ /HDS	$\overline{\text{HWR}}$ /HWR	PB12


Table 6-3 HI08 Host Request Signals

HI08 port signal	Vector required	No vector required	GPIO mode
HREQ/ HTRQ	$\overline{\text{HREQ}}$ /HREQ	$\overline{\text{HTRQ}}$ /HTRQ	PB14
HACK/ HRRQ	$\overline{\text{HACK}}$ /HACK	$\overline{\text{HRRQ}}$ /HRRQ	PB15

6.4 HI08 BLOCK DIAGRAM

Figure 6-1 shows the HI08 registers. The top row of registers (HCR, HSR, HDDR, HDR, HBAR, HPCR, HTX, HRX) can be accessed by the DSP core. The bottom row of registers (ISR, ICR, CVR, IVR, RXH:RXM:RXL, and TXH:TXM:TXL) can be accessed by the host processor.

HCR = Host Control Register
 HSR = Host Status Register
 HPCR = Host Port Control Register
 HBAR = Host Base Address register
 HTX = Host Transmit register
 HRX = Host Receive register
 HDDR = Host Data Direction Register
 HDR = Host Data Register



ICR = Interface Control Register
 CVR = Command Vector Register
 ISR = Interface Status Register
 IVR = Interrupt Vector Register
 RXH = Receive Register High
 RXM = Receive Register Middle
 RXL = Receive Register Low
 TXH = Transmit Register High
 TXM = Transmit Register Middle
 TXL = Transmit Register High

AA0657

Figure 6-1 HI08 Block Diagram

6.5 HI08—DSP SIDE PROGRAMMER'S MODEL

The DSP56302 core treats the HI08 as a memory-mapped peripheral occupying eight 24-bit words in X data memory space. The DSP may use the HI08 as a normal memory-mapped peripheral, employing either standard polled or interrupt-driven programming techniques. Separate transmit and receive data registers are double-buffered to allow the DSP and host processor to transfer data efficiently at high speed. Direct memory mapping allows the DSP56302 core to communicate with the HI08 registers using standard instructions and addressing modes. In addition, the MOVEP instruction allows direct data transfers between DSP56302 internal memory and the HI08 registers or vice-versa.

There are two kinds of host processor registers, data and control, with eight registers in all. All eight registers can be accessed by the DSP core, but not by the external host.

Data registers are 24-bit registers used for high-speed data transfer to and from the DSP. They are:

- Host Data Receive Register (HRX)
- Host Data Transmit Register (HTX)

The DSP side control registers are 16-bit registers used to control DSP functions. The eight Most Significant Bits in the DSP side control registers are read by the DSP56302 as 0. These registers are:

- Host Control Register (HCR)
- Host Status Register (HSR)
- Host Base Address Register (HBAR)
- Host Port Control Register (HPCR)
- Host GPIO Data Direction Register (HDDR)
- Host GPIO Data Register (HDR)

Both hardware and software reset disable the HI08. After reset, the HI08 signals are configured to GPIO and disconnected from the DSP56302 core (i.e., the signals are left floating).

6.5.1 Host Receive Data Register (HRX)

The HRX register is used for host-to-DSP data transfers. The DSP56302 views it as a 24-bit read-only register. Its address is X:\$FFFFC6. It is loaded with 24-bit data from the transmit data registers (TXH:TXM:TXL on the host side) when both the Transmit Data Register Empty (TXDE (ISR, Bit 1), on the host side) and Host Receive Data Full (HRDF (HSR, Bit 0) on the DSP side) bits are cleared. The transfer operation sets both the TXDE and HRDF bits. When the HRDF bit is set, the HRX register contains valid data. The DSP56302 may set the HRIE bit (HCR, Bit 0) to cause a host receive data interrupt when HRDF is set. When the DSP56302 reads the HRX register, the HRDF bit is cleared.

6.5.2 Host Transmit Data Register (HTX)

The HTX register is used for DSP-to-host data transfers. The DSP56302 views it as a 24-bit write-only register. Its address is X:\$FFFFC7. Writing to the HTX register clears the Host Transfer Data Empty bit (HTDE (HSR Bit 1), on the DSP side). The contents of the HTX register are transferred as 24-bit data to the Receive Byte Registers (RXH:RXM:RXL) when both the HTDE and Receive Data Full (RXDF (ISR, Bit 0), on the host side) bits are cleared. This transfer operation sets the RXDF and HTDE bits. The DSP56302 may set the HTIE bit to cause a host transmit data interrupt when HTDE is set. To prevent the previous data from being overwritten, data should not be written to the HTX until the HTDE bit is set.

Note: When writing data to a peripheral device there is a two cycle pipeline delay until any status bits affected by this operation are updated. If the user reads any of those status bits within the next two cycles, the bit will not reflect its current status. See the *DSP56300 Family Manual, appendix B, Polling a peripheral device for write* for further details.

6.5.3 Host Control Register (HCR)

The HCR is a 16-bit read/write control register used by the DSP core to control the HI08 operating mode. The HCR bits are described in the following paragraphs. Initialization values for HCR bits are described in **6.5.9 DSP Side Registers After Reset** on page 6-18. Reserved bits are read as 0 and should be written with 0 for future compatibility.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											HF3	HF2	HCIE	HTIE	HRIE

Reserved bit, read as 0, should be written with 0 for future compatibility.

AA0658

Figure 6-2 Host Control Register (HCR) (X:\$FFFC2)

6.5.3.1 HCR Host Receive Interrupt Enable (HRIE) Bit 0

When set, the HRIE bit generates a host receive data interrupt request if the Host Receive Data Full (HRDF) bit, in the Host Status Register (HSR, Bit 0), is set. The HRDF bit is set when data is written to the HRX. If HRIE is cleared, HRDF interrupts are disabled.

6.5.3.2 HCR Host Transmit Interrupt Enable (HTIE) Bit 1

When set, the HTIE bit generates a host transmit data interrupt request if the Host Transmit Data Empty (HTDE) bit in the HSR is set. The HTDE bit is set when data is read from the HTX. If HTIE is cleared, HTDE interrupts are disabled.

6.5.3.3 HCR Host Command Interrupt Enable (HCIE) Bit 2

When set, the HCIE bit generates a host command interrupt request if the Host Command Pending (HCP) status bit in the HSR is set. If HCIE is cleared, HCP interrupts are disabled. The interrupt address is determined by the host Command Vector Register (CVR).

Note: If more than one interrupt request source is asserted and enabled (e.g., HRDF is set, HCP is set, HRIE is set, and HCIE is set), the HI08 generates interrupt requests according to priorities shown in **Table 6-4**.

Table 6-4 Host Command Interrupt Priority List

Priority	Interrupt Source
Highest	Host Command (HCP = 1)
	Transmit Data (HTDE = 1)
Lowest	Receive Data (HRDF = 1)

6.5.3.4 HCR Host Flags 2,3 (HF[3:2]) Bits 3, 4

HF[3:2] bits are used as a general purpose flags for DSP-to-host communication. HF[3:2] may be set or cleared by the DSP core. The values of HF[3:2] are reflected in the Interface Status Register (ISR), that is, if they are modified by the DSP software, the host processor can read the modified values by reading the ISR.

These two flags are not designated for a specific purpose, but are general purpose flags. They can be used individually or as encoded pairs in a simple DSP-to-host communication protocol, implemented in both the DSP and the host processor software.


6.5.3.5 HCR Reserved Bits 5-15

These bits are reserved. They are read as 0 and should be written with 0.

6.5.4 Host Status Register (HSR)

The HSR is a 16-bit read-only status register used by the DSP to read the status and flags of the HI08. It cannot be directly accessed by the host processor. Reserved bits are read as 0, and should be written with 0. The initialization values for the HSR bits are described in **6.5.9 DSP Side Registers After Reset** on page 6-18. The HSR bits are described in the following paragraphs.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											HF1	HF0	HCP	HTDE	HRDF

—Reserved bit, read as 0, should be written with 0 for future compatibility.

AA0659

Figure 6-3 Host Status Register (HSR) (X:\$FFFC3)

6.5.4.1 HSR Host Receive Data Full (HRDF) Bit 0

The HRDF bit indicates that the Host Receive Data Register (HRX) contains data from the host processor. HRDF is set when data is transferred from the TXH:TXM:TXL registers to the HRX register. If HRDF is set, the HI08 generates a receive data full DMA request. HRDF is cleared when HRX is read by the DSP core. HRDF can also be cleared by the host processor using the initialize function.

6.5.4.2 HSR Host Transmit Data Empty (HTDE) Bit 1

The HTDE bit indicates that the Host Transmit Data Register (HTX) is empty and can be written by the DSP core. HTDE is set when the HTX register is transferred to the RXH:RXM:RXL registers. HTDE can also be set by the host processor using the initialize function. If HTDE is set, the HI08 generates a transmit data full DMA request. HTDE is cleared when HTX is written by the DSP core.

6.5.4.3 HSR Host Command Pending (HCP) Bit 2

The HCP bit indicates that the host has set the HC bit and that a host command interrupt is pending. The HCP bit reflects the status of the HC bit in the CVR. HC and

HCP are cleared by the HI08 hardware when the interrupt request is serviced by the DSP core. If the host clears HC, HCP is also cleared.

6.5.4.4 HSR Host Flags 0, 1 (HF[1:0]) Bits 3, 4

HF[1:0] bits are used as general-purpose flags for host-to-DSP communication. HF[1:0] may be set or cleared by the host. These bits reflect the status of host flags HF[1:0] in the ICR on the host side.

These two flags are not designated for a specific purpose, but are general purpose flags. They can be used individually or as encoded pairs in a simple host-to-DSP communication protocol, implemented in both the DSP and the host processor software.

6.5.4.5 HSR Reserved Bits 5-15

These bits are reserved. They are read as 0 and should be written with 0.

6.5.5 Host Base Address Register (HBAR)

The HBAR is used in multiplexed bus modes. This register selects the base address where the host side registers are mapped into the bus address space. The address from the host bus is compared with the base address as programmed in the base address register. If the addresses match, an internal chip select is generated if a match is found. The use of this register by the chip select logic is described in **Figure 6-5**.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								BA10	BA9	BA8	BA7	BA6	BA5	BA4	BA3

AA0665


Figure 6-4 Host Base Address Register (HBAR) (X:\$FFFC5)

6.5.5.1 HBAR Base Address (BA[10:3]) Bits 0-7

These bits reflect the base address where the host side registers are mapped into the bus address space.

6.5.5.2 HBAR Reserved Bits 8-15

These bits are reserved. They are read as 0 and should be written with 0.



AA0666

Figure 6-5 Self Chip Select Logic

6.5.6 Host Port Control Register (HPCR)

The HPCR is a 16-bit read/write control register used by the DSP to control the HI08 operating mode. Reserved bits are read as 0 and should be written with 0 for future compatibility. The initialization values for the HPCR bits are described in **Section 6.5.9 on page 6-18**. The HPCR bits are described in the following paragraphs.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HAP	HRP	HCSP	HDDS	HMUX	HASP	HDSP	HROD		HEN	HAEN	HREN	HCSSEN	HA9EN	HA8EN	HGEN

—Reserved bit, read as 0, should be written with 0 for future compatibility.

AA0660

Figure 6-6 Host Port Control Register (HPCR) (X:\$FFFC4)

Note: To assure proper operation of the DSP56302, the HPCR bits HAP, HRP, HCSP, HDDS, HMUX, HASP, HDSP, HROD, HAEN, and HREN should be changed only if HEN is cleared.

Note: To assure proper operation of the DSP56302, the HPCR bits HAP, HRP, HCSP, HDDS, HMUX, HASP, HDSP, HROD, HAEN, HREN, HCSSEN, HA9EN, and HA8EN should not be set when HEN is set or simultaneously with setting HEN.

6.5.6.1 HPCR Host GPIO Port Enable (HGEN) Bit 0

If HGEN is set, signals configured as GPIO are enabled. If this bit is cleared, signals configured as GPIO are disconnected: outputs are high impedance, inputs are electrically disconnected. Signals configured as HI08 are not affected by the value of HGEN.

6.5.6.2 HPCR Host Address Line 8 Enable (HA8EN) Bit 1

If HA8EN is set and the HI08 is used in Multiplexed Bus mode, then HA8/A1 is used as Host Address line 8 (HA8). If this bit is cleared and the HI08 is used in Multiplexed Bus mode, then HA8/HA1 is used as a GPIO signal according to the value of the HDDR and HDR.

Note: HA8EN is ignored when the HI08 is not in the Multiplexed Bus mode (HMUX is cleared).

6.5.6.3 HPCR Host Address Line 9 Enable (HA9EN) Bit 2

If HA9EN is set and the HI08 is used in Multiplexed Bus mode, then HA9/HA2 is used as Host Address line 9 (HA9). If this bit is cleared, and the HI08 is used in Multiplexed Bus mode, then HA9/HA2 is configured as a GPIO signal according to the value of the HDDR and HDR.

Note: HA9EN is ignored when the HI08 is not in the Multiplexed Bus mode (HMUX is cleared).

6.5.6.4 HPCR Host Chip Select Enable (HCSEN) Bit 3

If the HCSEN bit is set, then HCS/HA10 is used as Host Chip Select (HCS) in the Non-multiplexed Bus mode (HMUX is cleared), and as Host Address line 10 (HA10) in the Multiplexed Bus mode (HMUX is set). If this bit is cleared, then HCS/HA10 is configured as a GPIO signal according to the value of the HDDR and HDR.

6.5.6.5 HPCR Host Request Enable (HREN) Bit 4

The HREN bit controls the host request signals. If HREN is set and the HI08 is in the Single Host Request mode (HDRQ is cleared in the host Interface Control Register (ICR)), HREQ/HTRQ is configured as the Host Request (HREQ) output. If HREN is cleared, HREQ/HTRQ and HACK/HRRQ are configured as GPIO signals according to the value of the HDDR and HDR.

If HREN is set in the Double Host Request mode (HDRQ is set in the ICR), HREQ/HTRQ is configured as the Host Transmit Request (HTRQ) output and HACK/HRRQ as the Host Receive Request (HRRQ) output. If HREN is cleared, HREQ/HTRQ and HACK/HRRQ are configured as GPIO signals according to the value of the HDDR and HDR.

6.5.6.6 HPCR Host Acknowledge Enable (HAEN) Bit 5

The HAEN bit controls the HACK signal. In the Single Host Request mode (HDRQ is cleared in the ICR), if HAEN and HREN are both set, HACK/HRRQ is configured as the Host Acknowledge (HACK) input. If HAEN or HREN is cleared, HACK/HRRQ is configured as a GPIO signal according to the value of the HDDR and HDR. In the double host request mode (HDRQ is set in the ICR), HAEN is ignored.

6.5.6.7 HPCR Host Enable (HEN) Bit 6

If HEN is set, the HI08 operates as the Host Interface. If HEN is cleared, the HI08 is not active, and all the HI08 signals are configured as GPIO signals according to the value of the HDDR and HDR.

6.5.6.8 HPCR Reserved Bit 7

This bit is reserved. It is read as 0 and should be written as 0.

6.5.6.9 HPCR Host Request Open Drain (HROD) Bit 8

The HROD bit controls the output drive of the host request signals. In the Single Host Request mode (HDRQ is cleared in ICR), if HROD is cleared and host requests are enabled (HREN is set and HEN is set in the Host Port Control Register (HPCR)), the HREQ signal is always driven by the HI08. If HROD is set and host requests are enabled, the HREQ signal is an open drain output. In the Double Host Request mode (HDRQ is set in the ICR), if HROD is cleared and host requests are enabled (HREN is set and HEN is set in the HPCR), the HTRQ and HRRQ signals are always driven. If HROD is set and host requests are enabled, the HTRQ and HRRQ signals are open drain outputs.

6.5.6.10 HPCR Host Data Strobe Polarity (HDSP) Bit 9

If HDSP is cleared, the data strobe signals are configured as active low inputs, and data is transferred when the data strobe is low. If HDSP is set, the data strobe signals are configured as active high inputs, and data is transferred when the data strobe is high. The data strobe signals are either HDS by itself or both HRD and HWR together.

6.5.6.11 HPCR Host Address Strobe Polarity (HASP) Bit 10

If HASP is cleared, the Host Address Strobe (HAS) signal is an active low input, and the address on the host address/data bus is sampled when the HAS signal is low. If HASP is set, HAS is an active high address strobe input, and the address on the host address or data bus is sampled when the HAS signal is high.


6.5.6.12 HPCR Host Multiplexed Bus (HMUX) Bit 11

If HMUX is set, the HI08 latches the lower portion of a multiplexed address/data bus. In this mode the internal address line values of the host registers are taken from the internal latch. If HMUX is cleared, it indicates that the HI08 is connected to a non-multiplexed type of bus. The values of the address lines are then taken from the HI08 input signals.

6.5.6.13 HPCR Host Dual Data Strobe (HDDS) Bit 12

If the HDDS bit is cleared, the HI08 operates in the Single Strobe Bus mode. In this mode, the bus has a single data strobe signal for both reads and writes. If set, the HI08 operates in the Dual Strobe Bus mode. In this mode, the bus has two separate


data strobes, one for data reads, the other for data writes. See **Figure 6-7** and **Figure 6-8** for more information on the two types of buses.



In a single strobe bus, a DS (data strobe) signal qualifies the access, while a R/W (Read-Write) signal specifies the direction of the access.

AA0661

Figure 6-7 Single Strobe Bus



In dual strobe bus, there are separate HRD and HWR signals that specify the access as being a read or write access, respectively.

AA0662

Figure 6-8 Dual Strobe Bus

6.5.6.14 HPCR Host Chip Select Polarity (HCSP) Bit 13

If the HCSP bit is cleared, the Host Chip Select (HCS) signal is configured as an active low input and the HI08 is selected when the HCS signal is low. If the HCSP signal is set, HCS is configured as an active high input and the HI08 is selected when the HCS signal is high.

6.5.6.15 HPCR Host Request Polarity (HRP) Bit 14

The HRP bit controls the polarity of the host request signals. In the Single Host Request mode (HDRQ is cleared in the ICR), if HRP is cleared and host requests are enabled (HREN is set and HEN is set), the HREQ signal is an active low output. If HRP is set and host requests are enabled, the HREQ signal is an active high output.

In the Double Host Request mode (HDRQ is set in the ICR), if HRP is cleared and host requests are enabled (HREN is set and HEN is set), the HTRQ and HRRQ signals are active low outputs. If HRP is set and host requests are enabled, the HTRQ and HRRQ signals are active high outputs.

6.5.6.16 HPCR Host Acknowledge Polarity (HAP) Bit 15

If the HAP bit is cleared, the Host Acknowledge (HACK) signal is configured as an active low input. The HI08 drives the contents of the IVR onto the host bus when the HACK signal is low. If the HAP bit is set, the HACK signal is configured as an active high input. The HI08 outputs the contents of the IVR when the HACK signal is high.

6.5.7 Host Data Direction Register (HDDR)

The HDDR controls the direction of the data flow for each of the HI08 signals configured as GPIO. Even when the HI08 is used as the host interface, its unused signals may be configured as GPIO signals. For information on the HI08 GPIO configuration options, see **6.6.8 General Purpose I/O** on page 6-30. If bit DRxx is set, the corresponding HI08 signal is configured as an output signal. If bit is DRxx cleared, the corresponding HI08 signal is configured as an input signal.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DR15	DR14	DR13	DR12	DR11	DR10	DR9	DR8	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0

AA0663

Figure 6-9 Host Data Direction Register (HDDR) (X:\$FFFC8)

6.5.8 Host Data Register (HDR)

The HDR register holds the data value of the corresponding bits of the HI08 signals configured as GPIO signals. The functionality of the bit Dxx depends on the corresponding HDDR bit (DRxx). The HDR cannot be accessed by the host processor.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

AA0664

Figure 6-10 Host Data Register (HDR) (X:\$FFFC9)

Table 6-5 HDR and HDDR Functionality

HDDR	HDR	
DRxx	Dxx	
	GPIO signal ^a	non-GPIO signal ^a
0	Read only bit— The value read is the binary value of the signal. The corresponding signal is configured as an input.	Read only bit—Does not contain significant data.
1	Read/write bit— The value written is the value read. The corresponding signal is configured as an output, and is driven with the data written to Dxx.	Read/write bit— The value written is the value read.

a. defined by the selected configuration

6.5.9 DSP Side Registers After Reset

Table 6-6 shows the results of the four reset types on the bits in each of the HI08 registers accessible by the DSP56302. The Hardware reset (HW) is caused by the RESET signal. The Software reset (SW) is caused by executing the RESET instruction. The Individual Reset (IR) is caused by clearing the HEN bit (HPCR Bit 6). The Stop reset (ST) is caused by executing the STOP instruction.

Table 6-6 DSP Side Registers after Reset

Register Name	Register Data	Reset Type			
		HW Reset	SW Reset	IR Reset	ST Reset
HCR	All bits	0	0	— ^a	—
HPCR	All bits	0	0	—	—
HSR	HF[1:0]	0	0	—	—
	HCP	0	0	0	0
	HTDE	1	1	1	1
	HRDF	0	0	0	0
HBAR	BA[10:3]	\$80	\$80	—	—
HDDR	DR[15:0]	0	0	—	—
HDR	D[15:0]	—	—	—	—
HRX	HRX [23:0]	empty	empty	empty	empty
HTX	HTX [23:0]	empty	empty	empty	empty

Note: The bit value is indeterminate after reset.

6.5.10 Host Interface DSP Core Interrupts


The HI08 may request interrupt service from either the DSP56302 or the host processor. The DSP56302 interrupts are internal and do not require the use of an external interrupt signal. When the appropriate interrupt enable bit in the HCR is set, an interrupt condition caused by the host processor sets the appropriate bit in the HSR, generating an interrupt request to the DSP56302. The DSP56302 acknowledges interrupts caused by the host processor by jumping to the appropriate interrupt service routine. The three possible interrupts are:

1. host command,
2. transmit data register empty, and
3. receive data register full.

Although there is a set of vectors reserved for host command use, the host command can access any interrupt vector in the interrupt vector table. The DSP interrupt

HI08—External Host Programmer’s Model

service routine must read or write the appropriate HI08 register (e.g., clearing HRDF or HTDE) to clear the interrupt. In the case of host command interrupts, the interrupt acknowledge from the DSP56302 program controller clears the pending interrupt condition.



AA0667

Figure 6-11 HSR-HCR Operation

6.6 HI08—EXTERNAL HOST PROGRAMMER’S MODEL

The HI08 has been designed to provide a simple, high speed interface to a host processor. To the host bus, the HI08 appears to be eight byte-wide registers. Separate transmit and receive data registers are double-buffered to allow the DSP core and host processor to transfer data efficiently at high speed. The host may access the HI08 asynchronously by using polling techniques or interrupt-based techniques.

The HI08 appears to the host processor as a memory-mapped peripheral occupying eight bytes in the host processor address space (see Table 6-7). The eight HI08 registers include:

- A control register (ICR)
- A status register (ISR)
- Three data registers (RXH/TXH, RXM/TXM, and RXL/TXL)

- Two vector registers (IVR and CVR)

The CVR is a special command register that is used by the host processor to issue commands to the DSP56302. This register can be accessed only by the host processor.

Host processors may use standard host processor instructions (e.g., byte move) and addressing modes to communicate with the HI08 registers. The HI08 registers are aligned so that 8-bit host processors can use 8/16/24-bit load and store instructions for data transfers. The HREQ/HTRQ and HACK/HRRQ handshake flags are provided for polled or interrupt-driven data transfers with the host processor. Because of the speed of the DSP56302 interrupt response, most host microprocessors can load or store data at their maximum programmed I/O instruction rate without testing the handshake flags for each transfer. If full handshake is not needed, the host processor can treat the DSP56302 as a fast device, and data can be transferred between the host processor and the DSP56302 at the fastest host processor data rate.

One of the most innovative features of the Host Interface is the host command feature. With this feature, the host processor can issue vectored interrupt requests to the DSP56302. The host may select any of 128 DSP interrupt routines for execution by writing a vector address register in the HI08. This flexibility allows the host processor to execute up to 128 pre-programmed functions inside the DSP56302. For example, use of the DSP56302 host interrupts can allow the host processor to read or write DSP registers (X, Y, or program memory locations), force interrupt handlers (e.g., SSI, SCI, $\overline{\text{IRQA}}$, $\overline{\text{IRQB}}$ interrupt routines), and perform control and debugging operations.

Note: Users should be aware that when the DSP enters the Stop mode, the HI08 signals are electrically disconnected internally, thus disabling the HI08 until the core leaves Stop mode. While the HI08 configuration remains unchanged while in Stop mode, the core cannot be restarted via the HI08 interface.


Do not issue a STOP command to the DSP via the HI08 unless some other mechanism for exiting Stop mode is provided.

Table 6-7 Host Side Register Map

Host Address	Big Endian HLEND = 0		Little Endian HLEND = 1	
0	ICR		ICR	Interface Control
1	CVR		CVR	Command Vector
2	ISR		ISR	Interface Status
3	IVR		IVR	Interrupt Vector
4	00000000		00000000	Unused
5	RXH/TXH		RXL/TXL	Receive/Transmit Bytes
6	RXM/TXM		RXM/TXM	
7	RXL/TXL		RXH/TXH	
	↕		↕	
	Host Data Bus H0 - H7		Host Data Bus H0 - H7	

6.6.1 Interface Control Register (ICR)

The ICR is an 8-bit read/write control register used by the host processor to control the HI08 interrupts and flags. The ICR cannot be accessed by the DSP core. The ICR is a read/write register, which allows the use of bit manipulation instructions on control register bits. The control bits are described in the following paragraphs.



—Reserved bit. Read as 0. Should be written with 0, for future compatibility.

AA0668

Figure 6-12 Interface Control Register

6.6.1.1 ICR Receive Request Enable (RREQ) Bit 0

The RREQ bit is used to control the HREQ signal for host receive data transfers. RREQ is used to enable host requests via the Host Request (HREQ or HRRQ) signal when the Receive Data Register Full (RXDF) status bit in the ISR is set. If RREQ is cleared, RXDF interrupts are disabled. If RREQ and RXDF are set, the Host Request signal (HREQ or HRRQ) is asserted.

6.6.1.2 ICR Transmit Request Enable (TREQ) Bit 1

TREQ is used to enable host requests via the Host Request (HREQ or HTRQ) signal when the Transmit Data Register Empty (TXDE) status bit in the ISR is set. If TREQ is cleared, TXDE interrupts are disabled. If TREQ and TXDE are set, the Host Request signal is asserted.

Table 6-8 and Table 6-9 summarize the effect of RREQ and TREQ on the HREQ and HRRQ signals.

Table 6-8 TREQ and RREQ modes (HDRQ = 0)

TREQ	RREQ	HREQ Signal
0	0	No Interrupts (Polling)
0	1	RXDF Request (Interrupt)
1	0	TXDE Request (Interrupt)
1	1	RXDF and TXDE Request (Interrupts)

Table 6-9 TREQ and RREQ modes (HDRQ = 1)

TREQ	RREQ	HTRQ Single	HRRQ Signal
0	0	No Interrupts (Polling)	No Interrupts (Polling)
0	1	No Interrupts (Polling)	RXDF Request (Interrupt)
1	0	TXDE Request (Interrupt)	No Interrupts (Polling)
1	1	TXDE Request (Interrupt)	RXDF Request (Interrupt)

6.6.1.3 ICR Double Host Request (HDRQ) Bit 2

If cleared, the HDRQ bit configures HREQ/HTRQ and HACK/HRRQ as HREQ and HACK, respectively. If HDRQ is set, HREQ/HTRQ and HACK/HRRQ are configured as HTRQ and HRRQ, respectively.

6.6.1.4 ICR Host Flag 0 (HF0) Bit 3

The HF0 bit is used as a general purpose flag for host-to-DSP communication. HF0 may be set or cleared by the host processor and cannot be changed by the DSP56302. HF0 is reflected in the HSR on the DSP side of the HI08.

6.6.1.5 ICR Host Flag 1 (HF1) Bit 4

The HF1 bit is used as a general purpose flag for host-to-DSP communication. HF1 may be set or cleared by the host processor and cannot be changed by the DSP56302. HF1 is reflected in the HSR on the DSP side of the HI08.

6.6.1.6 ICR Host Little Endian (HLEND) Bit 5

If the HLEND bit is cleared, the HI08 can be accessed by the host in big endian byte order. If set, the HI08 can be accessed by the host in little endian byte order. If the HLEND bit is cleared the RXH/TXH register is located at address \$5, the RXM/TXM register at \$6, and the RXL/TXL register at \$7. If the HLEND bit is set, the RXH/TXH register is located at address \$7, the RXM/TXM register at \$6, and the RXL/TXL register at \$5.

6.6.1.7 ICR Reserved Bit 6

This bit is reserved. It is read as 0 and should be written with 0.

6.6.1.8 ICR Initialize Bit (INIT) Bit 7

The INIT bit is used by the host processor to force initialization of the HI08 hardware. During initialization, the HI08 transmit and receive control bits are configured.

Using the INIT bit to initialize the HI08 hardware may or may not be necessary, depending on the software design of the interface.

The type of initialization done when the INIT bit is set depends on the state of TREQ and RREQ in the HI08. The INIT command, which is local to the HI08, is designed to conveniently configure the HI08 into the desired data transfer mode. The effect of the INIT command is described in **Table 6-10**. When the host sets the INIT bit, the HI08 hardware executes the INIT command. The interface hardware clears the INIT bit after the command has been executed.

Table 6-10 INIT Command Effects


TREQ	RREQ	After INIT Execution	Transfer Direction Initialized
0	0	INIT = 0	None
0	1	INIT = 0; RXDF = 0; HTDE = 1	DSP to Host

Table 6-10 INIT Command Effects

TREQ	RREQ	After INIT Execution	Transfer Direction Initialized
1	0	INIT = 0; TXDE = 1; HRDF = 0	Host to DSP
1	1	INIT = 0; RXDF = 0; HTDE = 1; TXDE = 1; HRDF = 0	Host to/from DSP

6.6.2 Command Vector Register (CVR)

The CVR is used by the host processor to cause the DSP56302 to execute an interrupt. The host command feature is independent of any of the data transfer mechanisms in the HI08. It can be used to cause any of the 128 possible interrupt routines in the DSP core to be executed.



AA0669

Figure 6-13 Command Vector Register (CVR)

6.6.2.1 CVR Host Vector (HV[6:0]) Bits 0–6

The seven HV bits select the host command interrupt address to be used by the host command interrupt logic. When the host command interrupt is recognized by the DSP interrupt control logic, the address of the interrupt routine taken is $2 \times HV$. The host can write HC and HV in the same write cycle.

The host processor can select any of the 128 possible interrupt routine starting addresses in the DSP by writing the interrupt routine address divided by 2 into the HV bits. This means that the host processor can force any of the existing interrupt handlers (SSI, SCI, IRQA, IRQB, etc.) and can use any of the reserved or otherwise unused addresses (provided they have been pre-programmed in the DSP). HV is set to \$32 (vector location \$0064) by hardware, software, individual, and stop resets.


6.6.2.2 CVR Host Command Bit (HC) Bit 7

The HC bit is used by the host processor to handshake the execution of host command interrupts. Normally, the host processor sets HC to request a host command interrupt from the DSP56302. When the host command interrupt is acknowledged by the DSP56302, the HC bit is cleared by the HI08 hardware. The host processor can read the state of HC to determine when the host command has

been accepted. After setting HC, the host must not write to the CVR again until HC is cleared by the HI08 hardware. Setting the HC bit causes Host Command Pending (HCP) to be set in the HSR. The host can write to the HC and HV bits in the same write cycle.

6.6.3 Interface Status Register (ISR)

The Interface Status Register (ISR) is an 8-bit read-only status register used by the host processor to interrogate the status and flags of the HI08. The host processor can write to this address without affecting the internal state of the HI08. The ISR cannot be accessed by the DSP core. The ISR bits are described in the following paragraphs.



AA0670

Figure 6-14 Interface Status Register

6.6.3.1 ISR Receive Data Register Full (RXDF) Bit 0

The RXDF bit indicates that the Receive Byte Registers (RXH:RXM:RXL) contain data from the DSP56302 and may be read by the host processor. RXDF is set when the HTX is transferred to the Receive Byte Registers. RXDF is cleared when the receive data (RXL or RXH according to HLEND bit) register is read by the host processor. RXDF can be cleared by the host processor using the initialize function. RXDF may be used to assert the external HREQ signal if the RREQ bit is set. Regardless of whether the RXDF interrupt is enabled, RXDF indicates whether the RX registers are full and data can be latched out (so that polling techniques may be used by the host processor).

6.6.3.2 ISR Transmit Data Register Empty (TXDE) Bit 1

The TXDE bit indicates that the Transmit Byte Registers (TXH:TXM:TXL) are empty and can be written by the host processor. TXDE is set when the contents of the Transmit Byte Registers are transferred to the HRX register. TXDE is cleared when the transmit (TXL or TXH according to HLEND bit) register is written by the host processor. TXDE can be set by the host processor using the initialize function. TXDE may be used to assert the external HTRQ signal if the TREQ bit is set. Regardless of whether the TXDE interrupt is enabled, TXDE indicates whether the TX registers are full and data can be latched in (so that polling techniques may be used by the host processor).

6.6.3.3 ISR Transmitter Ready (TRDY) Bit 2

The TRDY status bit indicates that TXH:TXM:TXL and the HRX registers are empty.

$$\text{TRDY} = \text{TXDE} \text{ and } \overline{\text{HRDF}}$$

If TRDY is set, the data that the host processor writes to TXH:TXM:TXL is immediately transferred to the DSP side of the HI08. This feature has many applications. For example, if the host processor issues a host command which causes the DSP56302 to read the HRX, the host processor can be guaranteed that the data it just transferred to the HI08 is that being received by the DSP56302.

6.6.3.4 ISR Host Flag 2 (HF2) Bit 3

The HF2 bit in the ISR indicates the state of Host Flag 2 in the HCR on the DSP side. HF2 can be changed only by the DSP56302 (see **6.5.3.4 HCR Host Flags 2,3 (HF[3:2]) Bits 3, 4** on page 6-10).

6.6.3.5 ISR Host Flag 3 (HF3) Bit 4

The HF3 bit in the ISR indicates the state of Host Flag 3 in the HCR on the DSP side. HF3 can be changed only by the DSP56302 (see **6.5.3.4 HCR Host Flags 2,3 (HF[3:2]) Bits 3, 4** on page 6-10).

6.6.3.6 ISR Reserved Bits 5, 6

These bits are reserved. They are read as 0 and should be written with 0.

6.6.3.7 ISR Host Request (HREQ) Bit 7

The HREQ bit indicates the status of the external transmit and receive request output signals (HTRQ and HRRQ) if HDRQ is set. If HDRQ is cleared, it indicates the status of the external Host Request output signal (HREQ).


Table 6-11 HREQ and HDRQ Settings

HDRQ	HREQ	Effect
0	0	HREQ is cleared; no host processor interrupts are requested.
0	1	HREQ is set; an interrupt is requested.
1	0	HTRQ and HRRQ are cleared, no host processor interrupts are requested.
1	1	HTRQ or HRRQ are set; an interrupt is requested.

The HREQ bit may be set from either or both of two conditions—either the Receive Byte Registers are full or the Transmit Byte Registers are empty. These conditions are indicated by the ISR RXDF and TXDE status bits, respectively. If the interrupt source has been enabled by the associated request enable bit in the ICR, HREQ is set if one or more of the two enabled interrupt sources is set.

6.6.4 Interrupt Vector Register (IVR)

The IVR is an 8-bit read/write register which typically contains the interrupt vector number used with MC68000 family processor vectored interrupts. Only the host processor can read and write this register. The contents of the IVR are placed on the host data bus, H[7:0], when both the HREQ and HACK signals are asserted. The contents of this register are initialized to \$0F by a hardware or software reset. This value corresponds to the uninitialized interrupt vector in the MC68000 family.



AA0671

Figure 6-15 Interrupt Vector Register (IVR)

6.6.5 Receive Byte Registers (RXH: RXM: RXL)

The Receive Byte Registers are viewed by the host processor as three 8-bit read-only registers. These registers are the Receive High register (RXH), the Receive Middle register (RXM), and the Receive Low register (RXL). They receive data from the high, middle, and low bytes, respectively, of the HTX register and are selected by the external host address inputs (HA[2:0]) during a host processor read operation.

The memory address of the Receive Byte Registers are set by the HLEND bit in the ICR. If the HLEND bit is set, the RXH is located at address \$7, RXM at \$6, and RXL at \$5. If the HLEND bit is cleared, the RXH is located at address \$5, RXM at \$6, and RXL at \$7.

When data is written to the Receive Byte Register at host address \$7, the Receive Data Register Full (RXDF) bit is set. The host processor may program the RREQ bit to assert the external HREQ signal when RXDF is set. This indicates that the HI08 has a full word (either 8, 16, or 24 bits) for the host processor. The host processor may program the RREQ bit to assert the external HREQ signal when RXDF is set. Asserting the HREQ signal informs the host processor that the receive byte registers have data to be read. When the host reads the Receive Byte Register at host address \$7 the RXDF bit is cleared.

6.6.6 Transmit Byte Registers (TXH:TXM:TXL)

The Transmit Byte Registers are viewed as three 8-bit write-only registers by the host processor. These registers are the Transmit High register (TXH), the Transmit Middle register (TXM), and the Transmit Low register (TXL). These registers send data to the high, middle, and low bytes, respectively, of the HRX register and are selected by the external host address inputs, HA[2:0], during a host processor write operation.

If the HLEND bit in the ICR is set, the TXH register is located at address \$7, the TXM register at \$6 and the TXL register at \$5. If the HLEND bit in the ICR is cleared, the TXH register is located at address \$5, the TXM register at \$6 and the TXL register at \$7.

Data may be written into the Transmit Byte Registers when the Transmit Data Register Empty (TXDE) bit is set. The host processor may program the TREQ bit to assert the external HREQ/HTRQ signal when TXDE is set. This informs the host processor that the Transmit Byte Registers are empty. Writing to the data register at host address \$7 clears the TXDE bit. The contents of the Transmit Byte Registers are transferred as 24-bit data to the HRX register when both the TXDE and the HRDF bit are cleared. This transfer operation sets TXDE and HRDF.

Note: When writing data to a peripheral device there is a two cycle pipeline delay until any status bits affected by this operation are updated. If the user reads any of those status bits within the next two cycles, the bit will not reflect its current status. See the *DSP56300 Family Manual, appendix B, Polling a peripheral device for write* for further details.

6.6.7 Host Side Registers After Reset

Table 6-12 shows the result of the four kinds of reset on bits in each of the HI08 registers seen by the host processor. The hardware reset is caused by asserting the RESET signal. The software reset is caused by executing the RESET instruction. The individual reset is caused by clearing the HEN bit in the HPCR. The stop reset is caused by executing the STOP instruction.

Table 6-12 Host Side Registers After Reset

Register Name	Register Data	Reset Type			
		HW Reset	SW Reset	IR Reset	ST Reset
ICR	All Bits	0	0	—	—
CVR	HC	0	0	0	0
	HV[0:6]	\$32	\$32	—	—
ISR	HREQ	0	0	1 if TREQ is set; 0 otherwise	1 if TREQ is set; 0 otherwise
	HF3 -HF2	0	0	—	—
	TRDY	1	1	1	1
	TXDE	1	1	1	1
	RXDF	0	0	0	0
IVR	IV[0:7]	\$0F	\$0F	—	—
RX	RXH: RXM:RXL	empty	empty	empty	empty
TX	TXH: TXM:TXL	empty	empty	empty	empty

6.6.8 General Purpose I/O

When configured as General Purpose I/O (GPIO), the HI08 is viewed by the DSP56302 as memory-mapped registers (see Section 6.5) that control up to sixteen I/O signals. Software and hardware resets clear all DSP side control registers and configure the HI08 as GPIO with all sixteen signals disconnected. External circuitry connected to the HI08 may need external pull-up/pull-down resistors until the

signals are configured for operation. The registers cleared are the HPCR, HDDR, and HDR. Selection between GPIO and HI08 is made by clearing HPCR bits 6 through 1 for GPIO or setting these bits for HI08 functionality. If the HI08 is in GPIO mode, the HDDR configures each corresponding signal in the HDR as an input signal if the HDDR bit is cleared or as an output signal if the HDDR bit is set (see **6.5.7 Host Data Direction Register (HDDR)** on page 6-17 and **6.5.8 Host Data Register (HDR)** on page 6-17).

6.7 SERVICING THE HOST INTERFACE

The HI08 can be serviced by using one of the following protocols:

- Polling
- Interrupts

The host processor writes to the appropriate HI08 register to reset the control bits and configure the HI08 for proper operation.

6.7.1 HI08 Host Processor Data Transfer

To the host processor, the HI08 looks like a contiguous block of Static RAM. To transfer data between itself and the HI08, the host processor performs the following steps:

1. asserts the HI08 address to select the register to be read or written
2. selects the direction of the data transfer
(If it is writing, the host processor sources the data on the bus.)
3. strobes the data transfer

6.7.2 Polling

In the Polling mode of operation, the HREQ/HTRQ signal is not connected to the host processor and HACK must be deasserted to insure IVR data is not being driven on H[7:0] when other registers are being polled. (If the HACK function is not needed, the HACK signal can be configured as a GPIO signal; see **6.5.6 Host Port Control Register (HPCR)** on page 6-13).

Servicing the Host Interface


The host processor first performs a data read transfer to read the ISR (see **Figure 6-16**). This allows the host processor to assess the status of the HI08 and perform the appropriate actions.

Generally, after the appropriate data transfer has been made, the corresponding status bit is updated to reflect the transfer.

1. If RXDF is set, the Receive Data Register is full and a data read can be performed by the host processor.
2. If TXDE is set, the Transmit Data Register is empty. A data write can be performed by the host processor.
3. If TRDY is set, the Transmit Data Register is empty. This implies that the Receive Data Register on the DSP side is also empty. Data written by the host processor to the HI08 is transferred directly to the DSP side.
4. If (HF2 and HF3) $\neq 0$, depending on how the host flags have been used, this may indicate that an application-specific state within the DSP56302 has been reached. Intervention by the host processor may be required.
5. If HREQ is set, the HREQ/TRQ signal has been asserted, and the DSP56302 is requesting the attention of the host processor. One of the previous four conditions exists.

After the appropriate data transfer has been made, the corresponding status bit is updated to reflect the transfer.

If the host processor has issued a command to the DSP56302 by writing to the CVR and setting the HC bit, it can read the HC bit in the CVR to determine whether the command has been accepted by the interrupt controller in the DSP core. When the command has been accepted for execution, the HC bit is cleared by the interrupt controller in the DSP core.



AA0672

Figure 6-16 HI08 Host Request Structure

6.7.3 Servicing Interrupts

If either HREQ/HTRQ or the HRRQ signal or both are connected to the host processor's interrupt input, the HI08 can request service from the host processor by asserting one of these signals. The HREQ/HTRQ and/or the HRRQ signal is asserted when TXDE is set and/or RXDF is set and the corresponding enable bit (TREQ or RREQ, respectively) is set. This is depicted in Figure 6-16.

HREQ is normally connected to the maskable interrupt input of the host processor. The host processor acknowledges host interrupts by executing an interrupt service routine. The two Least Significant Bits (RXDF and TXDE) of the ISR register may be tested by the host processor to determine the interrupt source (see Figure 6-16). The host processor interrupt service routine must read or write the appropriate HI08 data register to clear the interrupt. HREQ/HTRQ and/or HRRQ is deasserted under the following conditions.

- The enabled request is cleared or masked.
- or
- The DSP is reset.

If the host processor is a member of the MC68000 family, there is no need for the additional step when the host processor reads the ISR to determine how to respond to an interrupt generated by the DSP56302. Instead, the DSP56302 automatically sources the contents of the IVR on the data bus when the host processor acknowledges the interrupt by asserting HACK. The contents of the IVR are placed on the host data bus while HREQ/TRQ (or HRRQ) and HACK are simultaneously asserted. The IVR data tells the MC680XX host processor which interrupt routine to execute to service the DSP56302.

6.8 HI08 PROGRAMMING MODEL - QUICK REFERENCE

Table 6-13 HI08 Programming Model

Reg	Bit					Comments	Reset Type		
	#	Mnemonic	Name	Value	Function		HW/ SW	I R	S T
DSP SIDE									
HCR	0	HRIE	Receive Interrupt Enable	0 1	HRRQ interrupt disabled HRRQ interrupt enabled	0	—	—	
	1	HTIE	Transmit Interrupt Enable	0 1	HTRQ interrupt disabled HTRQ interrupt enabled	0	—	—	
	2	HCIE	Host Command Interrupt Enable	0 1	HCP interrupt disabled HCP interrupt enabled	0	—	—	
	3	HF2	Host Flag 2			0			
	4	HF3	Host Flag 3			0			
HPCR	0	HGEN	Host GPIO Enable	0 1	GPIO signal disconnected GPIO signals active	0	—	—	
	1	HA8EN	Host Address Line 8 Enable	0 1	HA8/A1 = GPIO HA8/A1 = HA8	0	—	—	
	2	HA9EN	Host Address Line 9 Enable	0 1	HA9/A2 = GPIO HA9/A2 = HA9	0	—	—	
	3	HCSEN	Host Chip Select Enable	0 1	HCS/A10 = GPIO HCS/A10 = HCS	0	—	—	

HI08 Programming Model - Quick Reference

Table 6-13 HI08 Programming Model (Continued)

Reg	Bit						Comments	Reset Type		
	#	Mnemonic	Name	Value	Function	HW/ SW		I R	S T	
HPCR	4	HREN	Host Request Enable	0 1	HDRQ = 0 HDRQ = 1 HREQ/HTRQ = GPIO HREQ/HTRQ HACK/HRRQ = GPIO HREQ/HTRQ = HREQ,HREQ/HTRQ HACK/HRRQ = HTRQ, HRRQ	0		—	—	
	5	HAEN	Host Acknowledge Enable	0 1	HDRQ = 0 HDRQ = 1 HACK/HRRQ = GPIO HREQ/HTRQ HACK/HRRQ = GPIO HACK/HRRQ = HACK HREQ/HTRQ HACK/HRRQ = HTRQ, HRRQ	0 1	This bit is ignored if HDRQ = 1. This bit is treated as 0 if HREN = 0. This bit is treated as 0 if HEN = 0.	—	—	
	6	HEN	Host Enable	0 1	Host Port = GPIO Host Port Active	0 1	0	—	—	
	8	HROD	Host Request Open Drain	0 1	HREQ/HTRQ/HRRQ = driven HREQ/HTRQ/HRRQ = open drain	0 1	0	This bit is ignored if HEN = 0.	—	
	9	HDSP	Host Data Strobe Polarity	0 1	HDS/HRD/HWR active low HDS/HRD/HWR active high	0 1	0	This bit is ignored if HEN = 0.	—	
	10	HASP	Host Address Strobe Polarity	0 1	HAS active low HAS active high	0 1	0	This bit is ignored if HEN = 0.	—	
	11	HMUX	Host Multiplexed Bus	0 1	Separate address and data lines Multiplexed address/data	0 1	0	This bit is ignored if HEN = 0.	—	
	12	HDDS	Host Dual Data Strobe	0 1	Single Data Strobe (HDS) Double Data Strobe (HWR, HRD)	0 1	0	This bit is ignored if HEN = 0.	—	

Table 6-13 HI08 Programming Model (Continued)

Reg	Bit						Comments	Reset Type		
	#	Mnemonic	Name	Value	Function	HW/ SW		I R	S T	
HPCR	13	HCSP	Host Chip Select Polarity	0 1	HCS active low HCS active high	This bit is ignored if HEN = 0.	0	—	—	
	14	HRP	Host Request polarity	0 1	HREQ/HTRQ/HRRQ active low HREQ/HTRQ/HRRQ active high	This bit is ignored if HEN = 0.	0	—	—	
	15	HAP	Host Acknowledge Polarity	0 1	HACK active low HACK active high	This bit is ignored if HEN = 0.	0	—	—	
HSR	0	HRDF	Host Receive Data Full	0 1	no receive data to be read Receive Data Register is full		0	0	0	
	1	HTDE	Host Transmit Data Empty	1 0	The Transmit Data Register is empty. The Transmit Data Register is not empty.		1	1	1	
	2	HCP	Host Command Pending	0 1	no host command pending host command pending		0	0	0	
	3	HF0	Host Flag 0				0	—	—	
HBAR	4	HF1	Host Flag 1				0	—	—	
	7-0	BA10-BA3	Host Base Address Register				\$80			
	23-0		DSP Receive Data Register				empty			
HTX	23-0		DSP Transmit Data Register				empty			
HDR	16-0	D16-D0	GPIO signal Data				\$0000	—	—	

Table 6-13 HI08 Programming Model (Continued)

Reg	#		Mnemonic	Name	Bit		Function	Comments	Reset Type			
	16-0	DR16-DR0			Value				HW/ SW	I R	S T	
HDRR	16-0	DR16-DR0	GPIO signal Direction		[0] [1]		Input Output		\$0000	—	—	—
HOST SIDE												
ICR	0	RREQ	Receive Request Enable		0 1		HRRQ interrupt disabled HRRQ interrupt enabled		0	—	—	—
	1	TREQ	Transmit Request Enable		0 1		HTRQ interrupt disabled HTRQ interrupt enabled		0	—	—	—
	2	HDRQ	Double Host Request		0 1		HREQ/HTRQ = HREQ, HACK/HRRQ = HACK HREQ/HTRQ = HTRQ, HACK/HRRQ = HRRQ		0	—	—	—
	3	HF0	Host Flag 0						0	—	—	—
	4	HF1	Host Flag 1						0	—	—	—
	5	HLEND	Host Little Endian			0 1		Big Endian order Little Endian order	0	—	—	—
	7	INIT	Initialize			1		Reset data paths according to TREQ and RREQ	0	—	—	—
								cleared by HI08 hardware	0	—	—	—


Table 6-13 HI08 Programming Model (Continued)

Reg	Bit						Comments	Reset Type		
	#	Mnemonic	Name	Value	Function	HW/ SW		I R	S T	
ISR	0	RXDF	Receive Data Register Full	0 1	Host Receive Register is empty Host Receive Register is full	0 0				
	1	TXDE	Transmit Data Register Empty	1 0	Host Transmit Register is empty Host Transmit Register is full	1 1				
	2	TRDY	Transmitter Ready	1 0	transmit FIFO (6 deep) is empty transmit FIFO is not empty	1 1				
	3	HF2	Host Flag 2			0				
	4	HF3	Host Flag 3			0				
	7	HREQ	Host Request	0 1	HREQ signal is deasserted HREQ signal is asserted (if enabled)	0 0				
	6-0	HV6-HV0	Host Command Vector			\$32				
CVR	7	HC	Host Command	0 1	no host command pending host command pending	0 0				
	7-0		Host Receive Data Register			empty				
TXH/M/L	7-0		Host Transmit Data Register			empty				
IVR	7-0	IV7-IV0	Interrupt Register		68000 family vector register	\$0F				



SECTION 7

ENHANCED SYNCHRONOUS SERIAL INTERFACE (ESSI)



7.1 INTRODUCTION 7-3
7.3 ESSI DATA AND CONTROL SIGNALS 7-4
7.4 ESSI PROGRAMMING MODEL 7-8
7.5 OPERATING MODES 7-36
7.6 GPIO SIGNALS AND REGISTERS 7-44

7.1 INTRODUCTION

The Enhanced Synchronous Serial Interface (ESSI) provides a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Motorola Serial Peripheral Interface (SPI). The ESSI consists of independent transmitter and receiver sections and a common ESSI clock generator.

There are two independent and identical Enhanced Synchronous Serial Interfaces in the DSP56302: ESSI0 and ESSI1. For the sake of simplicity, a single generic ESSI is described.

The ESSI block diagram is shown in **Figure 7-1**. This interface is synchronous because all serial transfers are synchronized to a clock.

Note: This should not be confused with what is known as the Asynchronous channels mode of the ESSI, in which separate clocks are used for the receiver and transmitter. In this mode, the ESSI is still a synchronous device, because all transfers are synchronized to these clocks.

Additional synchronization signals are used to delineate the word frames. The Normal mode of operation is used to transfer data at a periodic rate, one word per period. The Network mode is similar in that it is also intended for periodic transfers; however, it supports up to 32 words (time slots) per period. The Network mode can be used to build Time Division Multiplexed (TDM) networks. In contrast, the On-Demand mode is intended for non-periodic transfers of data. This mode can be used to transfer data serially at high speed when the data become available. This mode offers a subset of the SPI protocol.

Since each ESSI unit can be configured with one receiver and three transmitters, the two units can be used together for surround sound applications (which need two digital input channels and six digital output channels).

7.2 ENHANCEMENTS TO THE ESSI

The Synchronous Serial Interface (SSI) used in the DSP56000 family has been enhanced in the following ways to make the Enhanced Synchronous Serial Interface (ESSI):

- Network Enhancements
 - Time Slot Mask Registers (receive and transmit) added

ESSI Data and Control S signals

- End-of-frame interrupt added
- Drive Enable signal added (to be used with transmitter 0)
- Audio Enhancements
 - Three transmitters per ESSI (for six-channel surround sound)
- General Enhancements
 - Can trigger DMA interrupts (receive or transmit)
 - Separate exception enable bits
- Other Changes
 - One divide by 2 removed from the internal clock source chain
 - CRA(PSR) bit definition is reversed
 - Gated Clock mode not available

7.3 ESSI DATA AND CONTROL S SIGNALS


Three to six signals are required for ESSI operation, depending on the operating mode selected. The Serial Transmit Data (STD) signal and Serial Control (SC0 and SC1) signals are fully synchronized to the clock if they are programmed as transmit-data signals.

7.3.1 Serial Transmit Data Signal (STD)

The STD signal is used for transmitting data from the TX0 Serial Transmit Shift Register. STD is an output when data is being transmitted from TX0 Shift Register. With an internally generated bit clock, the STD signal becomes a high impedance output signal for a full clock period after the last data bit has been transmitted. If sequential data words are being transmitted, the STD signal does not assume a high-impedance state. The STD signal may be programmed as a General Purpose Input/Output (GPIO) signal (P5) when the ESSI STD function is not being used.

7.3.2 Serial Receive Data Signal (SRD)

The SRD signal receives serial data and transfers the data to the ESSI Receive Shift Register. SRD may be programmed as a GPIO signal (P4) when the ESSI SRD function is not being used.



AA0678

Figure 7-1 ESSI Block Diagram

7.3.3 Serial Clock (SCK)

The SCK signal is a bidirectional signal providing the serial bit rate clock for the ESSI interface. The SCK signal is a clock input or output used by all the enabled transmitters and receiver in Synchronous modes or by all the enabled transmitters in Asynchronous modes (see **Table 7-1** on page 7-8). SCK may be programmed as a GPIO signal (P3) when the ESSI SCK function is not being used.

- Notes:**
1. Although an external serial clock can be independent of and asynchronous to the DSP system clock, the external ESSI clock frequency must not exceed $F_{\text{core}}/3$, and each ESSI phase must exceed the minimum of 1.5 CLKOUT cycles.
 2. The internally sourced ESSI clock frequency must not exceed $F_{\text{core}}/4$.

7.3.4 Serial Control Signal (SC0)

ESSI0: SC00; ESSI1: SC10

The function of this signal is determined by selecting either Synchronous or Asynchronous mode (see **Table 7-4** on page 7-24). In Asynchronous mode, this signal is used for the receive clock I/O. In Synchronous mode, this signal is used as the transmitter data out signal for Transmit Shift Register 1 or for serial flag I/O. A typical application of serial flag I/O would be multiple device selection for addressing in codec systems.

If SC0 is configured as a serial flag signal, its direction is determined by the Serial Control Direction 0 (SCD0) bit in the ESSI Control Register B (CRB). When configured as an output, its direction is determined by the value of the serial Output Flag 0 (OF0) bit in the CRB.

If SC0 is an output, this signal can be configured as either serial output flag 0 or a Receive Shift Register clock output. If SC0 is an input, this signal may be used either as serial input flag 0 or as a Receive Shift Register clock input. If SC0 is used as serial input flag 0, it controls the state of serial Input Flag 0 (IF0) bit in the ESSI Status Register (SSISR).

When SC0 is configured as a transmit data signal, it is always an output signal regardless of the SCD0 bit value. SC0 is fully synchronized with the other transmit data signals (STD and SC1).

SC0 may be programmed as a GPIO signal (P0) when the ESSI SC0 function is not being used.

Note: The ESSI can operate with more than one active transmitter only in Synchronous mode.

7.3.5 Serial Control Signal (SC1)

ESSI0:SC01; ESSI1: SCI11

The function of this signal is determined by selecting either Synchronous or Asynchronous mode (see **Table 7-4** on page 7-24). In Asynchronous mode (such as a single codec with asynchronous transmit and receive), SC1 is the receiver frame sync I/O. In Synchronous mode, SC1 is used for the transmitter data out signal of Transmit Shift Register TX2, for the drive enable transmitter 0 signal, or for serial flag SC1.

When used as SC1, it operates like the previously described SC0. SC0 and SC1 are independent flags, but may be used together for multiple serial device selection. SC0 and SC1 can be used unencoded to select up to two codecs or may be decoded externally to select up to four codecs. If SC1 is configured as a serial flag signal, its direction is determined by the SCD1 bit in the CRB.

When configured as an output, SC1 functionality is determined by control bit OF1 in the SSISR. The SC1 signal can be used as a serial output flag, the transmitter 0 drive enable signal, or the receive frame sync signal output. When configured as an input, this signal can be used as to receive frame sync signals from an external source or it can be used as a serial input flag. When SC1 is a serial input flag, it controls status bit IF1 in the SSISR. When this signal is configured as a transmit data signal, it is always an output signal regardless of the SCD1 bit value. As an output, it is fully synchronized with the other ESSI transmit data signals (STD and SC0). SC1 may be programmed as a GPIO signal (P1) when the ESSI SC1 function is not being used.

Table 7-1 ESSI Clock Sources

SYN	SCKD	SCD0	R Clock Source	RX Clock Out	T Clock Source	TX Clock Out
Asynchronous						
0	0	0	EXT, SC0	—	EXT, SCK	—
0	0	1	INT	SC0	EXT, SCK	—
0	1	0	EXT, SC0	—	INT	SCK
0	1	1	INT	SC0	INT	SCK
Synchronous						
1	0	0/1	EXT, SCK	—	EXT, SCK	—
1	1	0/1	INT	SCK	INT	SCK

7.3.6 Serial Control Signal (SC2)

ESSI0:SC02; ESSI1:SC02

This signal is used for frame sync I/O. SC2 is the frame sync for both the transmitter and receiver in Synchronous mode and for the transmitter only in Asynchronous mode. The direction of this signal is determined by the SCD2 bit in the CRB. When configured as an output, this signal outputs the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter in Asynchronous mode and for the receiver when in Synchronous mode. SC2 may be programmed as a GPIO signal (P2) when the ESSI SC2 function is not being used.

7.4 ESSI PROGRAMMING MODEL

The ESSI is composed of:

- Two control registers (CRA, CRB)
- One status register (SSISR)

- Three transmit data registers (TX0, TX1, TX2)
- One receive data register (RX)
- Two transmit slot mask registers (TSMA, TSMB)
- Two receive slot mask registers (RSMA, RSMB)
- One special-purpose time slot register (TSR)

The following paragraphs give detailed descriptions and operations of each of the bits in the ESSI registers. The GPIO functionality of the ESSI is described in **Section 7.6** of this manual.

11	10	9	8	7	6	5	4	3	2	1	0
PSR				PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
23	22	21	20	19	18	17	16	15	14	13	12
	SSC1	WL2	WL1	WL0	ALC		DC4	DC3	DC2	DC1	DC0

AA0857

Figure 7-2 ESSI Control Register A (CRA) (ESSI0 X:\$FFFFB5, ESSI1 X:\$FFFFA5)

11	10	9	8	7	6	5	4	3	2	1	0
CKP	FSP	FSR	FSL1	FSL0	SHFD	SCKD	SCD2	SCD1	SCD0	OF1	OF0
23	22	21	20	19	18	17	16	15	14	13	12
REIE	TEIE	RLIE	TLIE	RIE	TIE	RE	TE0	TE1	TE2	MOD	SYN

AA0858

Figure 7-3 ESSI Control Register B (CRB) (ESSI0 X:\$FFFFB6, ESSI1 X:\$FFFFA6)

11	10	9	8	7	6	5	4	3	2	1	0
				RDF	TDE	ROE	TUE	RFS	TFS	IF1	IF0
23	22	21	20	19	18	17	16	15	14	13	12

AA0859

Figure 7-4 ESSI Status Register (SSISR) (ESSI0 X:\$FFFFB7, ESSI1 X:\$FFFFA7)

11	10	9	8	7	6	5	4	3	2	1	0
TS11	TS10	TS9	TS8	TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0
23	22	21	20	19	18	17	16	15	14	13	12
								TS15	TS14	TS13	TS12

AA0860

Figure 7-5 ESSI Transmit Slot Mask Register A (TSMA) (ESSI0 X:\$FFFFB4, ESSI1 X:\$FFFFA4)

ESSI Programming Model

11	10	9	8	7	6	5	4	3	2	1	0
TS27	TS26	TS25	TS24	TS23	TS22	TS21	TS20	TS19	TS18	TS17	TS16
23	22	21	20	19	18	17	16	15	14	13	12
								TS31	TS30	TS29	TS28

AA0861

Figure 7-6 ESSI Transmit Slot Mask Register B (TSMB) (ESSI0 X:\$FFFFB3, ESSI1 X:\$FFFA3)

11	10	9	8	7	6	5	4	3	2	1	0
RS11	RS10	RS9	RS8	RS7	RS6	RS5	RS4	RS3	RS2	RS1	RS0
23	22	21	20	19	18	17	16	15	14	13	12
								RS15	RS14	RS13	RS12

AA0862

Figure 7-7 ESSI Receive Slot Mask Register A (RSMA) (ESSI0 X:\$FFFFB2, ESSI1 X:\$FFFA2)

11	10	9	8	7	6	5	4	3	2	1	0
RS27	RS26	RS25	RS24	RS23	RS22	RS21	RS20	RS19	RS18	RS17	RS16
23	22	21	20	19	18	17	16	15	14	13	12
								RS31	RS30	RS29	RS28

– Reserved bit - read as zero should be written with zero for future compatibility

AA0863

Figure 7-8 ESSI Receive Slot Mask Register B (RSMB) (ESSI0 X:\$FFFFB1, ESSI1 X:\$FFFA1)

7.4.1 ESSI Control Register A (CRA)

The ESSI Control Register A (CRA) is one of two 24-bit read/write control registers used to direct the operation of the ESSI. The CRA controls the ESSI clock generator bit and frame sync rates, word length, and number of words per frame for the serial data. The CRA control bits are described in the following paragraphs (see **Figure 7-2**).

7.4.1.1 CRA Prescale Modulus Select PM[7:0] Bits 7-0

The PM[7:0] bits specify the divide ratio of the prescale divider in the ESSI clock generator. A divide ratio from 1 to 256 (PM = \$0 to \$FF) may be selected. The bit clock output is available at the transmit clock signal (SCK) and/or the receive clock (SC0) signal of the DSP. The bit clock output is also available internally for use as the bit clock to shift the Transmit and Receive Shift Registers. The ESSI clock generator

functional diagram is shown in **Figure 7-9**. F_{core} is the DSP56302 core clock frequency (the same frequency as the CLKOUT signal, when that signal is enabled). Careful choice of the crystal oscillator frequency and the prescaler modulus will allow the industry-standard codec master clock frequencies of 2.048 MHz, 1.544 MHz, and 1.536 MHz to be generated. Both the hardware reset signal and the software reset instruction clear PM[7:0].

7.4.1.2 CRA Reserved Bits 8-10

These bits are reserved. They are read as 0 and should be written with 0.

7.4.1.3 CRA Prescaler Range (PSR) Bit 11


The PSR controls a fixed divide-by-eight prescaler in series with the variable prescaler. This bit is used to extend the range of the prescaler for those cases where a slower bit clock is desired. When PSR is set, the fixed prescaler is bypassed. When PSR is cleared, the fixed divide-by-eight prescaler is operational (see **Figure 7-9**).

Note this definition is reversed from that of the 560xx SSI.

The maximum allowed internally generated bit clock frequency is the internal DSP56302 clock frequency divided by 4; the minimum possible internally generated bit clock frequency is the DSP56302 internal clock frequency divided by 4096. Both the hardware reset signal and the software reset instruction clear PSR.

ESSI Programming Model

Note: The combination PSR = 1 and PM[7:0] = \$00 (dividing F_{core} by 2) may cause synchronization problems and should not be used.



AA0679

Figure 7-9 ESSI Clock Generator Functional Block Diagram

7.4.1.4 CRA Frame Rate Divider Control DC[4:0] Bits 16–12

The values of the DC[4:0] bits control the divide ratio for the programmable frame rate dividers used to generate the frame clocks. In Network mode, this ratio may be interpreted as the number of words per frame minus one. In Normal mode, this ratio determines the word transfer rate.

The divide ratio may range from 1 to 32 (DC = 00000 to 11111) for Normal mode and 2 to 32 (DC = 00001 to 11111) for Network mode. A divide ratio of one (DC = 00000) in Network mode is a special case known as On-demand mode. In Normal mode, a divide ratio of one (DC = 00000) provides continuous periodic data word transfers. A bit-length frame sync must be used in this case and is selected by setting the FSL[1:0] bits in the CRA to (01). Both the hardware reset signal and the software reset instruction clear DC[4:0].

The ESSI frame sync generator functional diagram is shown in Figure 7-10.




Figure 7-10 ESSI Frame Sync Generator Functional Block Diagram

7.4.1.5 CRA Reserved Bit 17

This bit is reserved. It is read as 0 and should be written with 0.

7.4.1.6 CRA Alignment Control (ALC) Bit 18

The ESSI is designed for 24-bit fractional data. Shorter data words are left aligned to the Most Significant Bit (MSB), Bit 23. For applications that use 16 bit fractional data, shorter data words are left aligned to Bit 15. The ALC bit supports shorter data words. If ALC is set, received words are left aligned to Bit 15 in the Receive Shift Register. Transmitted words must be left aligned to Bit 15 in the Transmit Shift Register. If the ALC bit is cleared, received words are left aligned to Bit 23 in the Receive Shift Register. Transmitted words must be left aligned to Bit 23 in the Transmit Shift Register. The ALC bit is cleared by either a hardware reset signal or a software reset instruction.

Note: If the ALC bit is set, only 8-, 12-, or 16-bit words should be used. The use of 24- or 32-bit words leads to unpredictable results.

7.4.1.7 CRA Word Length Control (WL[2:0]) Bits 21-19

The WL[2:0] bits are used to select the length of the data words being transferred via the ESSI. Word lengths of 8-, 12-, 16-, 24-, or 32- bits may be selected (see **Table 7-2**). The ESSI data path programming model in **Figure 7-16** and **Figure 7-17** has additional information on selecting different length data words. The ESSI data registers are 24 bits long. The ESSI transmits 32-bit words either by duplicating the last bit 8 times when WL[2:0] = 100, or by duplicating the first bit 8 times when WL[2:0] = 101. The WL[2:0] bits are cleared by a hardware reset signal or by a software reset instruction.

Table 7-2 ESSI Word Length Selection

WL2	WL1	WL0	Number of Bits/Word
0	0	0	8
0	0	1	12
0	1	0	16
0	1	1	24
1	0	0	32 (valid data in the first 24 bits)
1	0	1	32 (valid data in the last 24 bits)
1	1	0	Reserved
1	1	1	Reserved

7.4.1.8 CRA Select SC1 as Transmitter 0 Drive Enable (SSC1) Bit 22

The SSC1 bit controls the functionality of the SC1 signal. If SSC1 is set, the ESSI is configured in Synchronous mode (the CRB synchronous/asynchronous bit (SYN) is set), and transmitter 2 is disabled (Transmit Enable (TE2) = 0), then the SC1 signal acts as the driver enable of transmitter 0 while the SC1 signal is configured as output (SCD1 = 1). This enables the use of an external buffer for the transmitter 0 output.

If SSC1 is cleared, the ESSI is configured in Synchronous mode (SYN = 1), and transmitter 2 is disabled (TE2 = 0), then the SC1 acts as the serial I/O flag while the SC1 signal is configured as output (SCD1 = 1).

7.4.1.9 CRA Reserved Bit 23

This bit is reserved. It is read as 0 and should be written with 0.

7.4.2 ESSI Control Register B (CRB)

The CRB is one of two 24-bit read/write control registers used to direct the operation of the ESSI (see **Figure 7-3** on page 7-9). CRB controls the ESSI multifunction signals, SC[2:0], which can be used as clock inputs or outputs, frame synchronization signals, transmit data signals, or serial I/O flag signals.

The serial output flag control bits and the direction control bits for the serial control signals are in the ESSI CRB. Interrupt enable bits for the receiver and the transmitter are also in the CRB. The bit setting of the CRB also determines how many transmitters are enabled (0, 1, 2, or 3 transmitters can be enabled). The CRB settings also determine the ESSI operating mode.

Either a hardware reset signal or a software reset instruction clear all the bits in the CRB.

The relationship between the ESSI signals SC[2:0], SCK, and the CRB bits is summarized in **Table 7-4** on page 7-24. The ESSI CRB bits are described in the following paragraphs.

7.4.2.1 CRB Serial Output Flags (OF0, OF1) Bits 0, 1

The ESSI has two serial output flag bits, OF1 and OF0. The normal sequence for setting output flags when transmitting data (by transmitter 0 through the STD signal only) is:

1. Wait for TDE (TX0 empty) to be set.
2. Write the flags.
3. Write the transmit data to the TX register.

Bits OF0 and OF1 are double-buffered so that the flag states appear on the signals when the TX data is transferred to the Transmit Shift Register. The flag bits values are synchronized with the data transfer.

Note: The timing of the optional serial output signals SC[2:0] is controlled by the frame timing and is not affected by the settings of TE2, TE1, TE0, or the Receive Enable (RE) bit of the CRB.

7.4.2.1.1 CRB Serial Output Flag 0 (OF0) Bit 0

When the ESSI is in Synchronous mode and transmitter 1 is disabled (TE1 = 0), the SC0 signal is configured as ESSI flag 0. If the serial control direction bit (SCD0) is set, the SC0 signal is an output. Data present in bit OF0 is written to SC0 at the beginning

ESSI Programming Model

of the frame in Normal mode or at the beginning of the next time slot in Network mode.

Bit OF0 is cleared by a hardware reset signal or by a software reset instruction.

7.4.2.1.2 CRB Serial Output Flag 1 (OF1) Bit 1

When the ESSI is in Synchronous mode and transmitter 2 is disabled ($TE2 = 0$), the SC1 signal is configured as ESSI flag 1. If the serial control direction bit (SCD1) is set, the SC1 signal is an output. Data present in bit OF1 is written to SC1 at the beginning of the frame in Normal mode or at the beginning of the next time slot in Network mode.

Bit OF1 is cleared by a hardware reset signal or by a software reset instruction.

7.4.2.2 CRB Serial Control Direction 0 (SCD0) Bit 2

In Synchronous mode ($SYN = 1$) when transmitter 1 is disabled ($TE1 = 0$), or in Asynchronous mode ($SYN = 0$), SCD0 controls the direction of the SC0 I/O signal. When SCD0 is set, SC0 is an output; when SCD0 is cleared, SC0 is an input.

When TE1 is set, the value of SCD0 is ignored and the SC0 signal is always an output.

Bit SCD0 is cleared by a hardware reset signal or by a software reset instruction.

7.4.2.3 CRB Serial Control Direction 1 (SCD1) Bit 3

In Synchronous mode ($SYN = 1$) when transmitter 2 is disabled ($TE2 = 0$), or in Asynchronous mode ($SYN = 0$), SCD1 controls the direction of the SC1 I/O signal. When SCD1 is set, SC1 is an output; when SCD1 is cleared, SC1 is an input.

When TE2 is set, the value of SCD1 is ignored and the SC1 signal is always an output.

Bit SCD1 is cleared by a hardware reset signal or by a software reset instruction.

7.4.2.4 CRB Serial Control Direction 2 (SCD2) Bit 4

SCD2 controls the direction of the SC2 I/O signal. When SCD2 is set, SC2 is an output; when SCD2 is cleared, SC2 is an input. SCD2 is cleared by a hardware reset signal or by a software reset instruction.

7.4.2.5 CRB Clock Source Direction (SCKD) Bit 5

SCKD selects the source of the clock signal used to clock the Transmit Shift Register in Asynchronous mode. If SCKD is set and the ESSI is in Synchronous mode, the internal clock is the source of the clock signal used for all the Transmit Shift Registers and the Receive Shift Register. If SCKD is set and the ESSI is in Asynchronous mode,

the internal clock source becomes the bit clock for the Transmit Shift Register and word length divider. The internal clock is output on the SCK signal.

When SCKD is cleared, the external clock source is selected. The internal clock generator is disconnected from the SCK signal, and an external clock source may drive this signal.

Either a hardware reset signal or a software reset instruction clears SCKD.

7.4.2.6 CRB Shift Direction (SHFD) Bit 6

The setting of the SHFD bit determines the shift direction of the Transmit or Receive Shift Register. If SHFD is set, data is shifted out with the Least Significant Bit (LSB) first. If SHFD is cleared, data is shifted out MSB first (see **Figure 7-16** on page 7-31 and **Figure 7-17** on page 7-32). Received data is shifted in LSB first when SHFD is set or MSB first when SHFD is cleared.

Either a hardware reset signal or a software reset instruction clears SHFD.

7.4.2.7 CRB Frame Sync Length FSL[1:0] Bits 7 and 8

These bits select the length of frame sync to be generated or recognized (see **Figure 7-11** on page 7-19, **Figure 7-14** on page 7-22, and **Figure 7-15** on page 7-23). The meaning of the values of FSL[1:0] is described in **Table 7-3**.

Table 7-3 FSL1 and FSL0 Encoding

FSL1	FSL0	Frame Sync Length	
		RX	TX
0	0	word	word
0	1	word	bit
1	0	bit	bit
1	1	bit	word

The word length is defined by WL[2:0].

Either a hardware reset signal or a software reset instruction clears FSL[1:0].

7.4.2.8 CRB Frame Sync Relative Timing (FSR) Bit 9

The FSR bit determines the relative timing of the receive and transmit frame sync signal in reference to the serial data lines, for word length frame sync only. When FSR is cleared, the word length frame sync occurs together with the first bit of the

ESSI Programming Model

data word of the first slot. When FSR is set, the word length frame sync occurs one serial clock cycle earlier (i.e., simultaneously with the last bit of the previous data word).

Either a hardware reset signal or a software reset instruction clears FSR.

7.4.2.9 CRB Frame Sync Polarity (FSP) Bit 10

The FSP bit determines the polarity of the receive and transmit frame sync signals. When FSP is cleared, the frame sync signal polarity is positive (i.e., the frame start is indicated by the frame sync signal going high). When FSP is set, the frame sync signal polarity is negative (i.e., the frame start is indicated by the frame sync signal going low).

Either a hardware reset signal or a software reset instruction clears FRB.

7.4.2.10 CRB Clock Polarity (CKP) Bit 11


The CKP bit controls on which bit clock edge data and frame sync are clocked out and latched in. If CKP is cleared, the data and the frame sync are clocked out on the rising edge of the transmit bit clock and latched in on the falling edge of the receive bit clock. If CKP is set, the data and the frame sync are clocked out on the falling edge of the transmit bit clock and latched in on the rising edge of the receive bit clock.

Either a hardware reset signal or a software reset instruction will clear CKP.


7.4.2.11 CRB Synchronous /Asynchronous (SYN) Bit 12

SYN controls whether the receive and transmit functions of the ESSI occur synchronously or asynchronously with respect to each other (see **Figure 7-12** on page 7-20). When SYN is cleared, the ESSI is in Asynchronous mode, and separate clock and frame sync signals are used for the transmit and receive sections. When SYN is set, the ESSI is in Synchronous mode and the transmit and receive sections use common clock and frame sync signals. Only in the Synchronous mode can more than one transmitter can be enabled.



Either a hardware reset signal or a software reset instruction clears SYN.



NOTE: Frame sync occurs while data is valid.



NOTE: Frame sync occurs for one bit time preceding the data.




AA0681

Figure 7-11 CRB FSL0 and FSL1 Bit Operation (FSR = 0)

7.4.2.12 CRB ESSI Mode Select (MOD) Bit 13

MOD selects the operational mode of the ESSI (see **Figure 7-13** on page 7-21, **Figure 7-14** on page 7-22, and **Figure 7-15** on page 7-23). When MOD is cleared, the Normal mode is selected; when MOD is set, the Network mode is selected. In the Normal mode, the frame rate divider determines the word transfer rate: one word is transferred per frame sync during the frame sync time slot. In Network mode, a word may be transferred every time slot. For more details, see **Section 7.5**. Either a hardware reset signal or a software reset instruction will clear MOD.




NOTE: Transmitter and receiver may have different clocks and frame syncs.

NOTE: Transmitter and receiver may have the same clock frame syncs.

AA0682

Figure 7-12 CRB SYN Bit Operation



NOTE: Interrupts occur and data is transferred once per frame sync.

NOTE: Interrupts occur every time slot and a word may be transferred.

AA0683

Figure 7-13 CRB MOD Bit Operation

ESSI Programming Model




Figure 7-14 Normal Mode, External Frame Sync (8 Bit, 1 Word in Frame)

7.4.2.13 Enabling and Disabling Data Transmission from the ESSI

The ESSI has three Transmit Enable bits (TE[2:0]), one for each data transmitter. The process of transmitting data from TX1 and TX2 is the same. TX0 can also operate in Asynchronous mode. The normal transmit enable sequence is to write data to one or more Transmit Data Registers (or the Time Slot Register (TSR)) before setting the TE bit. The normal transmit disable sequence is to clear the TE, Transmit Interrupt Enable (TIE), and Transmit Exception Interrupt Enable (TEIE) bits after the Transmit Data Empty (TDE) bit is set. In the Network mode, clearing the appropriate TE bit and setting it again disables the corresponding transmitter (0, 1, or 2) after transmission of the current data word. The transmitter remains disabled until the beginning of the next frame. During that time period, the corresponding SC (or STD in the case of TX0) signal remains in the high-impedance state.

7.4.2.14 CRB ESSI Transmit 2 Enable (TE2) Bit 14

The TE2 bit enables the transfer of data from TX2 to Transmit Shift Register 2. TE2 is functional only when the ESSI is in Synchronous mode and is ignored when the ESSI is in Asynchronous mode.

When TE2 is set and a frame sync is detected, the transmitter 2 is enabled for that frame.

When TE2 is cleared, transmitter 2 is disabled after completing transmission of data currently in the ESSI Transmit Shift Register. Any data present in TX2 is not transmitted. If TE2 is cleared, data can be written to TX2; the TDE bit will be cleared, but data will not be transferred to Transmit Shift Register 2.

Keeping the TE2 bit cleared until the start of the next frame causes the SC1 signal to act as serial I/O flag from the start of the frame, in both Normal and Network mode. The On-demand mode transmit enable sequence can be the same as the Normal mode, or the TE2 bit can be left enabled.

The TE2 bit is cleared by either a hardware reset signal or a software reset instruction.

Note: The setting of the TE2 bit does not affect the generation of frame sync or output flags.




Figure 7-15 Network Mode, External Frame Sync (8 Bit, 2 Words in Frame)

7.4.2.15 CRB ESSI Transmit 1 Enable (TE1) Bit 15

The TE1 bit enables the transfer of data from TX1 to Transmit Shift Register 1. TE1 is functional only when the ESSI is in Synchronous mode and is ignored when the ESSI is in Asynchronous mode.

When TE1 is set and a frame sync is detected, the transmitter 1 is enabled for that frame.

When TE1 is cleared, transmitter 1 is disabled after completing transmission of data currently in the ESSI Transmit Shift Register. Any data present in TX1 is not transmitted. If TE1 is cleared, data can be written to TX1; the TDE bit will be cleared, but data will not be transferred to Transmit Shift Register 1.

Keeping the TE1 bit cleared until the start of the next frame causes the SC0 signal to act as serial I/O flag from the start of the frame, in both Normal and Network mode. The On-demand mode transmit enable sequence can be the same as the Normal mode, or the TE1 bit can be left enabled.

ESSI Programming Model

The TE1 bit is cleared by either a hardware reset signal or a software reset instruction.

Note: The setting of the TE1 bit does not affect the generation of frame sync or output flags.

7.4.2.16 CRB ESSI Transmit 0 Enable (TE0) Bit 16

The TE0 bit enables the transfer of data from TX1 to Transmit Shift Register 0. TE0 is functional when the ESSI is in either Synchronous or Asynchronous mode.

When TE0 is set and a frame sync is detected, the transmitter 0 is enabled for that frame.

When TE0 is cleared, transmitter 0 is disabled after completing transmission of data currently in the ESSI Transmit Shift Register. The STD output is tri-stated, and any data present in TX0 will not be transmitted (i.e., data can be written to TX0 with TE0 cleared; the TDE bit is cleared, but data will not be transferred to the Transmit Shift Register 0).

The TE0 bit is cleared by either a hardware reset signal or a software reset instruction.

The On-demand mode transmit enable sequence can be the same as the Normal mode, or TE0 can be left enabled.

Note: Transmitter 0 is the only transmitter that can operate in Asynchronous mode (SYN = 0). TE0 does not affect the generation of frame sync or output flags.

Table 7-4 Mode and Signal signal Definition Table

Control Bits					ESSI Signals					
SYN	TE0	TE1	TE2	RE	SC0	SC1	SC2	SCK	STD	SRD
0	0	X	X	0	U	U	U	U	U	U
0	0	X	X	1	RXC	FSR	U	U	U	RD
0	1	X	X	0	U	U	FST	TXC	TD0	U
0	1	X	X	1	RXC	FSR	FST	TXC	TD0	RD
1	0	0	0	0	U	U	U	U	U	U
1	0	0	0	1	F0/U	F1/T0D/U	FS	XC	U	RD
1	0	0	1	0	F0/U	TD2	FS	XC	U	U

Table 7-4 Mode and Signal signal Definition Table (Continued)

Control Bits					ESSI Signals					
SYN	TE0	TE1	TE2	RE	SC0	SC1	SC2	SCK	STD	SRD
1	0	0	1	1	F0/U	TD2	FS	XC	U	RD
1	0	1	0	0	TD1	F1/T0D/U	FS	XC	U	U
1	0	1	0	1	TD1	F1/T0D/U	FS	XC	U	RD
1	0	1	1	0	TD1	TD2	FS	XC	U	U
1	0	1	1	1	TD1	TD2	FS	XC	U	RD
1	1	0	0	0	F0/U	F1/T0D/U	FS	XC	TD0	U
1	1	0	0	1	F0/U	F1/T0D/U	FS	XC	TD0	RD
1	1	0	1	0	F0/U	TD2	FS	XC	TD0	U
1	1	0	1	1	F0/U	TD2	FS	XC	TD0	RD
1	1	1	0	0	TD1	F1/T0D/U	FS	XC	TD0	U
1	1	1	0	1	TD1	F1/T0D/U	FS	XC	TD0	RD
1	1	1	1	0	TD1	TD2	FS	XC	TD0	U
1	1	1	1	1	TD1	TD2	FS	XC	TD0	RD

Note: TXC = Transmitter Clock
 Note: RXC = Receiver Clock
 Note: XC = Transmitter/Receiver Clock (Synchronous Operation)
 Note: FST = Transmitter Frame Sync
 Note: FSR = Receiver Frame Sync
 Note: FS = Transmitter/Receiver Frame Sync (Synchronous Operation)
 Note: TD0 = Transmit Data signal 0
 Note: TD1 = Transmit Data signal 1
 Note: TD2 = Transmit Data signal 2
 Note: T0D = Transmitter 0 drive enable if SSC1 = 1 & SCD1 = 1
 Note: RD = Receive Data
 Note: F0 = Flag 0
 Note: F1 = Flag 1 if SSC1 = 0
 Note: U = Unused (may be used as GPIO signal)
 Note: X = Indeterminate

ESSI Programming Model

7.4.2.17 CRB ESSI Receive Enable (RE) Bit 17

When the RE bit is set, the receive portion of the ESSI is enabled. When this bit is cleared, the receiver is disabled by inhibiting data transfer into RX. If data is being received while this bit is cleared, the remainder of the word is shifted in and transferred to the ESSI Receive Data Register.

RE must be set in both the Normal and On-demand modes for the ESSI to receive data. In Network mode, clearing RE and setting it again disables the receiver after reception of the current data word. The receiver remains disabled until the beginning of the next data frame.

RE is cleared by either a hardware reset signal or a software reset instruction.

Note: The setting of the RE bit does not affect the generation of a frame sync.

7.4.2.18 CRB ESSI Transmit Interrupt Enable (TIE) Bit 18

Setting the TIE bit enables a DSP transmit interrupt, which is generated when both the TIE and the TDE bits in the ESSI Status Register are set. When TIE is cleared, the transmit interrupt is disabled. The use of the transmit interrupt is described in **Section 7.5.3**. Writing data to the data registers of the enabled transmitters or to the TSR clears TDE and also clears the interrupt. Transmit interrupts with exception conditions have higher priority than normal transmit data interrupts. If the Transmit Underrun Run (TUE) bit is set, signaling that an exception has occurred, and the TEIE bit is set, the ESSI requests an SSI transmit data with exception interrupt from the interrupt controller.

TIE is cleared by either a hardware reset signal or a software reset instruction.

7.4.2.19 CRB ESSI Receive Interrupt Enable (RIE) Bit 19

Setting the RIE enables a DSP receive data interrupt, which is generated when both the RIE and Receive Data Register Full (RDF) bit (in the SSISR) are set. When RIE is cleared, this interrupt is disabled. The use of the receive interrupt is described in **Section 7.5.3**. Reading the Receive Data Register clears RDF and the pending interrupt. Receive interrupts with exception have higher priority than normal receive data interrupts. If the Receiver Overrun Error (ROE) bit is set, signaling that an exception has occurred, and the REIE bit is set, the ESSI requests an SSI receive data with exception interrupt from the interrupt controller.

RIE is cleared by either a hardware reset signal or a software reset instruction.

7.4.2.20 CRB ESSI Transmit Last Slot Interrupt Enable (TLIE) Bit 20

Setting the TLIE bit enables an interrupt at the beginning of the last slot of a frame when the ESSI is in Network mode. When TLIE is set, the DSP is interrupted at the

start of the last slot in a frame regardless of the Transmit Mask Register setting. When TLIE is cleared, the transmit last slot interrupt is disabled. The use of the transmit last slot interrupt is described in **Section 7.5.3**.

TLIE is cleared by either a hardware reset signal or a software reset instruction. TLIE is disabled when the ESSI is in On-demand mode (DC = \$0).

7.4.2.21 CRB ESSI Receive Last Slot Interrupt Enable (RLIE) Bit 21

Setting the RLIE bit enables an interrupt after the last slot of a frame ends when the ESSI is in Network mode. When RLIE is set, the DSP is interrupted after the last slot in a frame ends regardless of the Receive Mask Register setting. When RLIE is cleared, the receive last slot interrupt is disabled. The use of the receive last slot interrupt is described in **Section 7.5.3**.

RLIE is cleared by either a hardware reset signal or a software reset instruction. RLIE is disabled when the ESSI is in On-demand mode (DC = \$0).

7.4.2.22 CRB ESSI Transmit Exception Interrupt Enable (TEIE) Bit 22

When the TEIE bit is set, the DSP is interrupted when both TDE and TUE in the ESSI Status Register are set. When TEIE is cleared, this interrupt is disabled. The use of the transmit interrupt is described in **Section 7.5.3**. Reading the Status Register followed by writing to all the data registers of the enabled transmitters clears both TUE and the pending interrupt.

TEIE is cleared by either a hardware reset signal or a software reset instruction.

7.4.2.23 CRB ESSI Receive Exception Interrupt Enable (REIE) Bit 23

When the REIE bit is set, the DSP is interrupted when both RDF and ROE in the ESSI Status Register are set. When REIE is cleared, this interrupt is disabled. The use of the receive interrupt is described in **Section 7.5.3**. Reading the Status Register followed by reading the Receive Data Register clears both ROE and the pending interrupt.

REIE is cleared by either a hardware reset signal or a software reset instruction.

7.4.3 ESSI Status Register (SSISR)

The SSISR (see **Figure 7-4** on page 7-9) is a 24-bit read-only Status Register used by the DSP to read the status and serial input flags of the ESSI. The meaning of the SSISR bits is described in the following paragraphs.

ESSI Programming Model

7.4.3.1 SSISR Serial Input Flag 0 (IF0) Bit 0

The IF0 bit is enabled only when SC0 is an input flag and the Synchronous mode is selected (i.e., when SC0 is programmed as ESSI in the Port Control Register (PCR), the SYN bit is set, and the TE1 and SCD0 bits are cleared).

The ESSI latches data present on the SC0 signal during reception of the first received bit after the frame sync is detected. The IF0 bit is updated with this data when the data in the Receive Shift Register is transferred into the Receive Data Register.

If it is not enabled, the IF0 bit is cleared.

Hardware, software, ESSI individual, and stop reset clear the IF0 bit.

7.4.3.2 SSISR Serial Input Flag 1 (IF1) Bit 1

The IF1 bit is enabled only when SC1 is an input flag and the Synchronous mode is selected (i.e., when SC1 is programmed as ESSI in the Port Control Register (PCR), the SYN bit is set, and the TE2 and SCD1 bits are cleared).

The ESSI latches data present on the SC1 signal during reception of the first received bit after the frame sync is detected. The IF1 bit is updated with this data when the data in the Receive Shift Register is transferred into the Receive Data Register.

If it is not enabled, the IF1 bit is cleared.

Hardware, software, ESSI individual, and stop reset clear the IF1 bit.

7.4.3.3 SSISR Transmit Frame Sync Flag (TFS) Bit 2

When set, TFS indicates that a transmit frame sync occurred in the current time slot. TFS is set at the start of the first time slot in the frame and cleared during all other time slots. If the transmitter is enabled, data written to a Transmit Data Register during the time slot when TFS is set will be transmitted (in Network mode) during the second time slot in the frame. TFS is useful in Network mode to identify the start of a frame. TFS is valid only if at least one transmitter is enabled (TE0, TE1 or TE2 are set).

TFS is cleared by hardware, software, ESSI individual, or stop reset.

Note: In Normal mode, TFS is always read as 1 when transmitting data because there is only one time slot per frame, the 'frame sync' time slot.

7.4.3.4 SSISR Receive Frame Sync Flag (RFS) Bit 3

When set, the RFS bit indicates that a receive frame sync occurred during the reception of a word in the serial Receive Data Register. This means that the data

word is from the first time slot in the frame. When the RFS bit is cleared and a word is received, it indicates (only in the Network mode) that the frame sync did not occur during reception of that word. RFS is valid only if the receiver is enabled (i.e., the RE bit is set).

RFS is cleared by hardware, software, ESSI individual, or stop reset.

Note: In Normal mode, RFS is always read as 1 when reading data because there is only one time slot per frame, the 'frame sync' time slot.

7.4.3.5 SSISR Transmitter Underrun Error Flag (TUE) Bit 4

The TUE bit is set when at least one of the enabled Serial Transmit Shift Registers is empty (no new data to be transmitted) and a transmit time slot occurs. When a transmit underrun error occurs, the previous data (which is still present in the TX registers that were not written) will be retransmitted. In the Normal mode, there is only one transmit time slot per frame. In the Network mode, there can be up to thirty-two transmit time slots per frame. If the TEIE bit is set, a DSP transmit underrun error interrupt request is issued when the TUE bit is set.

Hardware, software, ESSI individual, and stop reset clear TUE. TUE can also be cleared by first reading the SSISR with the TUE bit set, then writing to all the enabled Transmit Data Registers or to the TSR.

7.4.3.6 SSISR Receiver Overrun Error Flag (ROE) Bit 5

The ROE bit is set when the Serial Receive Shift Register is filled and ready to transfer to the Receive Data Register (RX) but RX is already full (i.e., the RDF bit is set). If the REIE bit is set, a DSP receiver overrun error interrupt request is issued when the ROE bit is set.



Hardware, software, ESSI individual, and stop reset clear ROE. ROE can also be cleared by reading the SSISR with the ROE bit set and then reading the RX.

7.4.3.7 SSISR ESSI Transmit Data Register Empty (TDE) Bit 6

The TDE bit is set when the contents of the Transmit Data Register of every enabled transmitter are transferred to the Transmit Shift Register. It is also set for a TSR disabled time slot period in Network mode (as if data were being transmitted after the TSR was written). When set, the TDE bit indicates that data should be written to all the TX registers of the enabled transmitters or to the TSR. The TDE bit is cleared when the DSP56302 writes to all the Transmit Data Registers of the enabled transmitters, or when the DSP writes to the TSR to disable transmission of the next time slot. If the TIE bit is set, a DSP transmit data interrupt request is issued when TDE is set. Hardware, software, ESSI individual, and stop reset clear the TDE bit.



7.4.3.8 SSISR ESSI Receive Data Register Full (RDF) Bit 7

The RDF bit is set when the contents of the Receive Shift Register are transferred to the Receive Data Register. The RDF bit is cleared when the DSP reads the Receive Data Register. If RIE is set, a DSP receive data interrupt request is issued when RDF is set. Hardware, software, ESSI individual, and stop reset clear the RDF bit.



(a) Receive Registers

NOTES:
 Data is received MSB first if SHFD = 0.
 24-bit fractional format (ALC = 0).
 32-bit mode is not shown.



(b) Transmit Registers


NOTES:
 Data is transmitted MSB first if SHFD = 0.
 4-bit fractional format (ALC = 0).
 32-bit mode is not shown.

AA0686

Figure 7-16 ESSI Data Path Programming Model (SHFD = 0)

ESSI Programming Model

Freescale Semiconductor, Inc.



AA0687

Figure 7-17 ESSI Data Path Programming Model (SHFD = 1)

7.4.4 ESSI Receive Shift Register

The 24-bit Receive Shift Register (see **Figure 7-16** and **Figure 7-17**) receives the incoming data from the Serial Receive Data signal. Data is shifted in by the selected (internal/external) bit clock when the associated frame sync I/O is asserted. It is assumed that data is received Most Significant Bit (MSB) first if SHFD is cleared and Least Significant Bit (LSB) first if SHFD is set. Data is transferred to the ESSI Receive Data Register after 8, 12, 16, 24, or 32 serial clock cycles are counted, depending on the word-length control bits in the CRA.

7.4.5 ESSI Receive Data Register (RX)

The Receive Data Register (RX) is a 24-bit read-only register that accepts data from the Receive Shift Register as it becomes full (see **Figure 7-16** and **Figure 7-17**). The data read is aligned according to the value of the ALC bit. When the ALC bit is cleared, the MSB is Bit 23 and the least significant byte is unused. When the ALC bit is set, the MSB is Bit 15 and the most significant byte is unused. Unused bits are read as 0s. If the associated interrupt is enabled, the DSP is interrupted whenever the RX register becomes full.

7.4.6 ESSI Transmit Shift Registers

The three 24-bit Transmit Shift Registers contain the data being transmitted (see **Figure 7-16** and **Figure 7-17**). Data is shifted out to the Serial Transmit Data signals by the selected (internal/external) bit clock when the associated frame sync I/O is asserted. The word-length control bits in the CRA determine the number of bits that must be shifted out before the shift registers are considered empty and may be written to again. Depending on the setting of the CRA, the number of bits to be shifted out can be 8, 12, 16, 24, or 32 bits.

The data transmitted is aligned according to the value of the ALC bit. When the ALC bit is cleared, the MSB is Bit 23 and the least significant byte is unused. When ALC is set, the MSB is Bit 15 and the most significant byte is unused. Unused bits are read as 0s. Data is shifted out of these registers MSB first if the SHFD bit is cleared and LSB first if the SHFD bit is set.

7.4.7 ESSI Transmit Data Registers (TX0-2)

ESSI0:TX20, TX10, TX00; ESSI1:TX21, TX11, TX01

TX2, TX1, and TX0 are 24-bit write-only registers. Data to be transmitted is written into these registers and automatically transferred to the Transmit Shift Registers (see **Figure 7-16** and **Figure 7-17**). The data transmitted (8, 12, 16, or 24 bits) is aligned according to the value of the ALC bit. When the ALC bit is cleared, the MSB is Bit 23. When ALC is set, the MSB is Bit 15. If the transmit data register empty interrupt has been enabled, the DSP is interrupted whenever a Transmit Data Register becomes empty.

Note: When writing data to a peripheral device there is a two cycle pipeline delay until any status bits affected by this operation are updated. If the user reads any of those status bits within the next two cycles, the bit will not reflect its current status. See the *DSP56300 Family Manual, appendix B, Polling a peripheral device for write* for further details.

7.4.8 ESSI Time Slot Register (TSR)

TSR is effectively a write-only null data register that is used to prevent data transmission in the current transmit time slot. For the purposes of timing, TSR is a write-only register that behaves like an alternative Transmit Data Register, except that, rather than transmitting data, the transmit data signals of all the enabled transmitters are in the high-impedance state for the current time slot.

7.4.9 Transmit Slot Mask Registers (TSMA, TSMB)

The Transmit Slot Mask Registers are two 16-bit read/write registers. When the TSMA or TSMB is read to the internal data bus, the register contents occupy the two low-order bytes of the data bus, and the high-order byte is zero-filled. In Network mode, these registers are used by the transmitter(s) to determine what action to take in the current transmission slot. Depending on the setting of the bits, the transmitter(s) either tri-state the transmitter(s) data signal(s) or transmit a data word and generate a transmitter empty condition.

TSMA and TSMB (see **Figure 7-16** and **Figure 7-17**) can be seen as a single 32-bit register, TSM. Bit n in TSM (TSn) is an enable/disable control bit for transmission in slot number N. When TSn is cleared, all the transmit data signals of the enabled

transmitters are tri-stated during transmit time slot number N. The data is still transferred from the enabled Transmit Data Register(s) to the Transmit Shift Register. However, the TDE and the TUE flags are not set. This means that during a disabled slot, no transmitter empty interrupt is generated. The DSP is interrupted only for enabled slots. Data written to the Transmit Data Register when servicing the transmitter empty interrupt request is transmitted in the next enabled transmit time slot.

When TSn is set, the transmit sequence proceeds normally. Data is transferred from the TX register to the shift register during slot number N and the TDE flag is set.

Using the TSM slot mask does not conflict with using the TSR. Even if a slot is enabled in the TSM, the user may chose to write to the TSR to tri-state the signals of the enabled transmitters during the next transmission slot. Setting the bits in the TSM affects the next frame transmission. The frame currently being transmitted is not affected by the new TSM setting. If the TSM is read, it shows the current setting.

After a hardware or software reset instruction, the TSM register is reset to \$FFFFFFFF, which enables all thirty-two slots for data transmission.

7.4.10 Receive Slot Mask Registers (RSMA, RSMB)

The Receive Slot Mask Registers are two 16-bit read/write registers. In Network mode, these registers are used by the receiver(s) to determine what action to take in the current time slot. Depending on the setting of the bits, the receiver(s) either tri-state the receiver(s) data signal(s) or receive a data word and generate a receiver full condition.

RSMA and RSMB (see **Figure 7-16** and **Figure 7-17**) can be seen as one 32-bit register, RSM. Bit n in RSM (RSn) is an enable/disable control bit for time slot number N. When RSn is cleared, all the data signals of the enabled receivers are tri-stated during time slot number N. Data is transferred from the Receive Data Register(s) to the Receive Shift Register(s) and the RDF and ROE flags are not set. During a disabled slot, no receiver full interrupt is generated. The DSP is interrupted only for enabled slots.

When RSn is set, the receive sequence proceeds normally. Data is received during slot number N, and the RDF flag is set.

Using the RSM slot mask does not conflict with using the RSR. Even if a slot is enabled in RSM, the user may chose to write to RSR instead of writing to the Receive Data Registers RXx. This causes all the transmit data signals of the enabled receivers

Operating Modes

to be tri-stated during the next slot. Setting the bits in the RSM affects the next frame transmission. The frame currently being transmitted is not affected by the new RSM setting. If the RSM is read, it shows the current setting.

When the RSMA or RSMB register are read by the internal data bus, the register contents occupy the two low-order bytes of the data bus, and the high-order byte is zero-filled.

After a hardware reset or a software reset instruction, the RSM register is reset to \$FFFFFFF. This enables all thirty-two time slots for data transmission.

7.5 OPERATING MODES

The ESSI operating modes are selected by the ESSI Control Registers (CRA and CRB). The operating modes are described in the following paragraphs.

7.5.1 ESSI After Reset

A hardware reset signal or software reset instruction clears the Port Control Register and the Port Direction Control Register. This configures all the ESSI signal signals as GPIO. The ESSI is in the reset state while all ESSI signals are programmed as GPIO and is active only if at least one of the ESSI I/O signals is programmed as an ESSI signal.

7.5.2 ESSI Initialization

To initialize the ESSI do the following:

1. Send a reset: hardware, software, ESSI individual, or STOP instruction reset.
2. Program the ESSI control and time slot registers.
3. Write data to all the enabled transmitters.
4. Configure at least one signal as ESSI signal.
5. If an external frame sync will be used, from the moment the ESSI is activated, at least five (5) serial clocks are needed before the first external frame sync is supplied. Otherwise, improper operation may result.

Clearing the PC[5:0] bits in the GPIO Port Control Register (PCR) during program execution causes the ESSI to stop serial activity and enter the individual reset state. All status bits of the interface are set to their reset state. The contents of CRA and CRB are not affected. The ESSI individual reset allows a program to reset each interface separately from the other internal peripherals. During ESSI individual reset, internal DMA accesses to the data registers of the ESSI are not valid and data read is undefined.

To ensure proper operation of the ESSI, use an ESSI individual reset when changing the ESSI Control Registers (except for bits TEIE, REIE, TLIE, RLIE, TIE, RIE, TE2, TE1, TE0, and RE).

Here is an example of initializing the ESSI.

1. Put the ESSI in its individual reset state by clearing the PCR bits.
2. Configure the Control Registers (CRA, CRB) to set the operating mode. Disable the transmitters and receiver by clearing the TE[2:0] and RE bits. Set the interrupt enable bits for the operating mode chosen.
3. Enable the ESSI by setting the PCR bits to activate the input/output signals to be used.
4. Write initial data to the transmitters which will be in use during operation. This step is needed even if DMA is used to service the transmitters.
5. Enable the transmitters and receiver to be used.

Now the ESSI can be serviced by polling, interrupts, or DMA.

Once the ESSI has been enabled (Step 3), operation will start as follows:

- For internally generated clock and frame sync, these signals will start activity immediate after the ESSI is enabled.
- Data will be received by the ESSI after the occurrence of a frame sync signal (either internally or externally generated) only when the Receive Enable (RE) bit is set.
- Data will be transmitted after the occurrence of a frame sync signal (either internally or externally generated) only when the Transmitter Enable (TE[2:0]) bit is set.

7.5.3 ESSI Exceptions

The ESSI can generate six different exceptions. They are discussed in the following paragraphs (ordered from the highest to the lowest exception priority):

1. **ESSI Receive Data with Exception Status:**
Occurs when the receive exception interrupt is enabled, the Receive Data Register is full, and a receiver overrun error has occurred. This exception sets the ROE bit. The ROE bit is cleared by first reading the SSISR and then reading RX.
2. **ESSI Receive Data:**
Occurs when the receive interrupt is enabled, the Receive Data Register is full, and no receive error conditions exist. Reading RX clears the pending interrupt. This error-free interrupt can use a fast interrupt service routine for minimum overhead.
3. **ESSI Receive Last Slot Interrupt:**
Occurs when the ESSI is in Network mode and the last slot of the frame has ended. This interrupt is generated regardless of the Receive Mask Register setting. The receive last slot interrupt may be used to signal that the Receive Mask Slot Register can be reset, the DMA channels may be reconfigured, and data memory pointers may be reassigned. Using the receive last slot interrupt guarantees that the previous frame was serviced with the previous setting and the new frame will be serviced with the new setting without synchronization problems.

Note: The maximum time it takes to service a receive last slot interrupt should not exceed $N - 1$ ESSI bits service time (where N is the number of bits the ESSI can transmit per time slot).

4. **ESSI Transmit Data with Exception Status:**
Occurs when the transmit exception interrupt is enabled, at least one Transmit Data Register of the enabled transmitters is empty, and a transmitter underrun error has occurred. This exception sets the TUE bit. The TUE bit is cleared by first reading the SSISR and then writing to all the Transmit Data Registers of the enabled transmitters, or by writing to the TSR to clear the pending interrupt.
5. **ESSI Transmit Last Slot Interrupt:**
Occurs when the ESSI is in Network mode at the start of the last slot of the frame. This exception occurs regardless of the Transmit Mask Register setting. The transmit last slot interrupt may be used to signal that the Transmit Mask Slot Register can be reset, the DMA channels can be reconfigured, and data memory pointers can be reassigned. Using the transmit last slot interrupt

guarantees that the previous frame was serviced with the previous setting and the new frame will be serviced with the new setting without synchronization problems.

Note: The maximum transmit last slot interrupt service time should not exceed $N - 1$ ESSI bits service time (where N is the number of bits in a slot).

6. ESSI Transmit Data:

Occurs when the transmit interrupt is enabled, at least one of the enabled Transmit Data Registers is empty, and no transmitter error conditions exist. Writing to all the enabled TX registers or to the TSR clears this interrupt. This error-free interrupt may use a fast interrupt service routine for minimum overhead (if no more than two transmitters are used).

To configure an ESSI exception, perform the following steps:

1. Configure Interrupt Service Routine (ISR)

- a. Load Vector Base Address Register VBA (b23:8)
- b. Define I_VEC to be equal to the VBA value (if that is nonzero). If it is defined, I_VEC must be defined for the assembler before the interrupt equate file is included.
- c. Load the exception vector table entry: two-word fast interrupt, or jump/branch to subroutine (long interrupt). p: I_SI0TD

2. Configure interrupt trigger/Preload transmit data

- a. Enable and prioritize overall peripheral interrupt functionality. IPRP (S0L1:0)
- b. Enable peripheral and associated signals. PCRC (PC5:0)
- c. Write data to all enabled transmit registers. TX00
- d. Enable peripheral interrupt-generating function. CRB (TE0)
- e. Enable specific peripheral interrupt. CRB0 (TIE)
- f. Unmask interrupts at global level. SR (I1:0)

Notes: 1. The example material to the right of the steps above shows register settings for configuring an ESSI0 transmit interrupt using transmitter 0.

2. The order of the steps is optional except that the interrupt trigger configuration must not be completed until the ISR configuration has been completed. Since 2d may cause an immediate transmit without generating an interrupt, the transmit data preload in 2c should be

Operating Modes

- performed before 2d to ensure valid data is sent in the first transmission.
3. After the first transmit, subsequent transmit values are typically loaded into TXnn by the ISR (one value per register per interrupt). Therefore, if N items are to be sent from a particular TXnn, the ISR will need to load the transmit register (N – 1) times.
 4. Steps d and e may be performed using a single instruction.
 5. If an interrupt trigger event occurs at a time when not all interrupt trigger configuration steps have been performed, the event will be ignored forever (the event will not be queued in this case).
 6. If interrupts derived from the core or other peripherals need to be enabled at the same time as ESSI interrupts, step f should be done last.

7.5.4 Operating Modes: Normal, Network, and On-Demand

The ESSI has three basic operating modes and several data/operation formats. These modes can be programmed using the ESSI Control Registers. The data/operation formats available to the ESSI are selected by setting or clearing control bits in the CRA and CRB. These control bits are WL[2:1], MOD, SYN, FSL[1:0], FSR, FSP, CKP, and SHFD.

7.5.4.1 Normal/Network/On-Demand Mode Selection

Selecting between the Normal mode and Network mode is accomplished by clearing or setting the MOD bit in the CRB. In Normal mode, the ESSI sends or receives one data word per frame (per enabled receiver or transmitter). In Network mode, two to thirty-two time slots per frame may be selected. During each frame, zero to thirty-two data words may be received or transmitted (from each enabled receiver or transmitter). In either case, the transfers are periodic.

The Normal mode is typically used to transfer data to or from a single device. Network mode is typically used in Time Division Multiplexed (TDM) networks of codecs or DSPs with multiple words per frame.

Network mode has as sub-mode called On-demand mode. Setting the MOD bit in the CRB for Network mode, and setting the frame rate divider to 0 (DC = \$00000) selects the On-demand mode. This sub-mode does not generate a periodic frame sync. A frame sync pulse is generated only when data is available to transmit. The frame sync signal indicates the first time slot in the frame. The On-demand mode requires that

the transmit frame sync be internal (output) and the receive frame sync be external (input). For simplex operation, the Synchronous mode could be used; however, for full-duplex operation, the Asynchronous mode must be used. Data transmission that is data driven is enabled by writing data into each TX. Although the ESSI is double-buffered, only one word can be written to each TX, even if the Transmit Shift Register is empty. The receive and transmit interrupts function normally, using TDE and RDF; however, transmit underruns are impossible for 'On-demand' transmission and are disabled. This mode is useful for interfacing to codecs requiring a continuous clock.

7.5.4.2 Synchronous/Asynchronous Operating Modes

The transmit and receive sections of the ESSI interface may be synchronous or asynchronous. The transmitter and receiver use common clock and synchronization signals in the Synchronous mode; they use separate clock and sync signals in the Asynchronous mode. The SYN bit in CRB selects synchronous or asynchronous operation. When the SYN bit is cleared, the ESSI TX and RX clocks and frame sync sources are independent. If the SYN bit is set, the ESSI TX and RX clocks and frame sync are driven by the same source (either external or internal). Since the ESSI is designed to operate either synchronously or asynchronously, separate receive and transmit interrupts are provided.

Transmitter 1 and transmitter 2 operate only in Synchronous mode. Data clock and frame sync signals can be generated internally by the DSP or may be obtained from external sources. If clocks are internally generated, the ESSI clock generator derives bit clock and frame sync signals from the DSP internal system clock. The ESSI clock generator consists of a selectable fixed prescaler with a programmable prescaler for bit rate clock generation and a programmable frame-rate divider with a word-length divider for frame-rate sync-signal generation.

7.5.4.3 Frame Sync Selection

The transmitter and receiver can operate independently. The transmitter can have either a bit-long or word-long frame-sync signal format, and the receiver can have the same or another format. The selection is made by programming FSL[1:0], FSR, and FSP bits in the CRB.

7.5.4.3.1 Controlling the Frame Sync Signal Format

FSL1 controls the frame-sync signal format.

- If the FSL1 bit is cleared, the RX frame sync is asserted during the entire data transfer period. This frame sync length is compatible with Motorola codecs, serial peripherals that conform to the Motorola SPI, serial A/D and D/A converters, shift registers, and telecommunication Pulse Code Modulation (PCM) serial I/O.

Operating Modes

- If the FSL1 bit is set, the RX frame sync pulses active for one bit clock immediately before the data transfer period. This frame sync length is compatible with Intel and National components, codecs, and telecommunication PCM serial I/O.

7.5.4.3.2 Controlling the Frame Sync Length for Multiple Devices

The ability to mix frame sync lengths is useful in configuring systems in which data is received from one type of device (e.g., codec) and transmitted to a different type of device. FSL0 controls whether RX and TX have the same frame sync length.

- If the FSL0 bit is cleared, both RX and TX have the same frame sync length.
- If the FSL0 bit is set, RX and TX have different frame sync lengths.

FSL0 is ignored when the SYN bit is set.

7.5.4.3.3 Controlling the Word Length Frame Sync Relative to the Data Word Timing

The FSR bit controls the relative timing of the word length frame sync relative to the data word timing.

- When the FSR bit is cleared, the word length frame sync is generated (or expected) with the first bit of the data word.
- When the FSR bit is set, the word length frame sync is generated (or expected) with the last bit of the previous word.

FSR is ignored when a bit length frame sync is selected.

7.5.4.3.4 Controlling the Frame Sync Polarity

The FSP bit controls the polarity of the frame sync.

- When the FSP bit is cleared, the polarity of the frame sync is positive (i.e., the frame sync signal is asserted high). The ESSI synchronizes on the leading edge of the frame sync signal.
- When the FSP bit is set, the polarity of the frame sync is negative (i.e., the frame sync is asserted low). The ESSI synchronizes on the trailing edge of the frame sync signal.

The ESSI receiver looks for a receive frame sync edge (leading edge if FSP is cleared, trailing edge if FSP is set) only when the previous frame is completed. If the frame sync is asserted before the frame is completed (or before the last bit of the frame is received in the case of a bit frame sync or a word length frame sync with FSR set), the current frame sync is not recognized, and the receiver is internally disabled until the next frame sync.

Frames do not have to be adjacent, that is, a new frame sync does not have to follow immediately the previous frame. Gaps of arbitrary periods can occur between frames. All the enabled transmitters will be tri-stated during these gaps.

7.5.4.4 Selecting the Byte Format (LSB/MSB) for the Transmitter

Some devices, such as codecs, require a MSB-first data format. Other devices, such as those that use the AES-EBU digital audio format, require the LSB first. To be compatible with all formats, the shift registers in the ESSI are bidirectional. The MSB/LSB selection is made by programming the SHFD bit in the CRB.

- If the SHFD bit is cleared, data is shifted into the Receive Shift Register MSB first and shifted out of the Transmit Shift Register MSB first.
- If the SHFD bit is set, data is shifted into the Receive Shift Register LSB first and shifted out of the Transmit Shift Register LSB first.

7.5.5 Flags

Two ESSI signals (SC[1:0]) are available for use as serial I/O flags. Their operation is controlled by the SYN, SCD[1:0], SSC1, and TE[2:1] bits in the CRB/CRA. The control bits OF[1:0] and status bits IF[1:0] are double-buffered to/from SC[1:0]. Double-buffering the flags keeps the flags in sync with TX and RX.

The SC[1:0] flags are available in the Synchronous mode only. Each flag can be separately programmed.

Flag SC0 is enabled when transmitter 1 is disabled (TE1 = 0). The flag's direction is selected by the SCD0 bit. When SCD0 is set, SC0 is configured as output. When SCD0 is cleared, SC0 is configured as input.

Similarly, the SC1 flag is enabled when transmitter 2 is disabled (TE2 = 0) and the SC1 signal is not configured as transmitter drive enable (Bit SSC1 = 0). SC1's direction is selected by the SCD1 bit. When SCD1 is set, SC1 is an output flag. When SCD1 is cleared, SC1 is an input flag.

When programmed as input flags, the value of the SC[1:0] bits are latched at the same time as the first bit of the receive data word is sampled. Once the input has been latched, the signal on the input flag signal (SC0 and SC1) can change without affecting the input flag. The value of SC[1:0] does not change until the first bit of the next data word is received. When the received data word is latched by RX, the latched values of SC[1:0] are latched by the SSISR IF[1:0] bits respectively, and can be read by software.

GPIO Signals and Registers


When programmed as output flags, the value of the SC[1:0] bits is taken from the value of the OF[1:0] bits. The value of the OF[1:0] bits is latched when the contents of TX are transferred to the Transmit Shift Register. The value on SC[1:0] is stable from the time the first bit of the transmit data word is transmitted until the first bit of the next transmit data word is transmitted. The OF[1:0] values can be set directly by software. This allows the DSP56302 to control data transmission by indirectly controlling the value of the SC[1:0] flags.

7.6 GPIO SIGNALS AND REGISTERS

The GPIO functionality of an ESSI port (C, D) is controlled by three registers: Port Control Register (PCRC, PCRD), Port Direction Register (PRRC, PRRD) and Port Data Register (PDRC, PDRD).

7.6.1 Port Control Register (PCR)

The read/write 24-bit PCR controls the functionality of the ESSI GPIO signals. Each of PC[5:0] bits controls the functionality of the corresponding port signal. When a PC[i] bit is set, the corresponding port signal is configured as a ESSI signal. When a PC[i] bit is cleared, the corresponding port signal is configured as a GPIO signal. Either a hardware reset signal or a software reset instruction clear all PCR bits.




AA0688

Figure 7-18 Port Control Register (PCR) (PCRC X:\$FFFFBF), (PCRD X:\$FFFFAF)

7.6.2 Port Direction Register (PRR)

The read/write 24-bit PRR controls the data direction of the ESSI GPIO signals. When PRR[i] is set, the corresponding signal is an output signal. When PRR[i] is cleared, the corresponding signal is an input signal.



AA0689

Figure 7-19 Port Direction Register (PRR)(PRRC X:\$FFFFBE), (PRRD X:\$FFFFAE)

Note: Either a hardware reset signal or a software reset instruction clear all PRR bits.

The following table describes the port signal configurations.

Table 7-5 Port Control Register and Port Direction Register Bits Functionality


PC[i]	PDC[i]	Port Signal[i] Function
1	X	ESSI
0	0	GPIO input
0	1	GPIO output
Note: X: The signal setting is irrelevant to Port Signal[i] function.		

7.6.3 Port Data Register (PDR)

The read/write 24-bit PDR is used to read or write data to and from the ESSI GPIO signals. The PD[5:0] bits are used to read or write data from and to the corresponding port signals if they are configured as GPIO signals. If a port signal [i] is configured as

GPIO Signals and Registers

a GPIO input, then the corresponding PD[i] bit reflects the value present on this signal. If a port signal [i] is configured as a GPIO output, then the value written into the corresponding PD[i] bit is reflected on the this signal.



AA0690

Figure 7-20 Port Data Register (PDR) (PDRC X:\$FFFFBD), (PDRD X:\$FFFFAD)


Note: Either a hardware reset signal or a software reset instruction clear all PDR bits.



Freescale Semiconductor, Inc.

SECTION 8

SERIAL COMMUNICATION INTERFACE (SCI)



8.1	INTRODUCTION	8-3
8.2	SCI I/O SIGNALS	8-3
8.3	SCI PROGRAMMING MODEL	8-4
8.4	OPERATING MODES	8-21
8.5	GPIO SIGNALS AND REGISTERS.	8-27

8.1 INTRODUCTION

The DSP56302's Serial Communications Interface (SCI) provides a full-duplex port for serial communication to other DSPs, microprocessors, or peripherals such as modems. The SCI interfaces without additional logic to peripherals that use TTL-level signals. With a small amount of additional logic, the SCI can connect to peripheral interfaces that have non-TTL level signals, such as the RS232C, RS422, etc.

This interface uses three dedicated signals: Transmit Data (TXD), Receive Data (RXD), and SCI Serial Clock (SCLK). It supports industry-standard asynchronous bit rates and protocols, as well as high-speed synchronous data transmission (up to 8.25 Mbps for a 66 MHz clock). The asynchronous protocols supported by the SCI include a Multidrop mode for master/slave operation with Wakeup On Idle Line and Wakeup On Address Bit capability. This mode allows the DSP56302 to share a single serial line efficiently with other peripherals.

The SCI consists of separate transmit and receive sections that can operate asynchronously with respect to each other. A programmable baud-rate generator provides the transmit and receive clocks. An enable vector and an interrupt vector have been included so that the baud-rate generator can function as a general purpose timer when it is not being used by the SCI, or when the interrupt timing is the same as that used by the SCI.

8.2 SCI I/O SIGNALS

Each of the three SCI signals (RXD, TXD, and SCLK) can be configured as either a General Purpose I/O (GPIO) signal or as a specific SCI signal. Each signal is independent of the others. For example, if only the TXD signal is needed, the RXD and SCLK signals can be programmed for GPIO. However, at least one of the three signals must be selected as an SCI signal to release the SCI from reset.

SCI interrupts can be enabled by programming the SCI control registers before any of the SCI signals are programmed as SCI functions. In this case, only one transmit interrupt can be generated because the Transmit Data Register is empty. The timer and timer interrupt operate when one or more of the SCI signals is programmed as an SCI signal.

8.2.1 Receive Data (RXD)

This input signal receives byte-oriented serial data and transfers the data to the SCI Receive Shift Register. Asynchronous input data is sampled on the positive edge of the receive clock ($1 \times \text{SCLK}$) if SCKP is cleared. RXD can be configured as a GPIO signal (PE0) when the SCI RXD function is not being used.

8.2.2 Transmit Data (TXD)

This output signal transmits serial data from the SCI Transmit Shift Register. Data changes on the negative edge of the asynchronous transmit clock (SCLK) if SCKP is cleared. This output is stable on the positive edge of the transmit clock. TXD can be programmed as a GPIO signal (PE1) when the SCI TXD function is not being used.

8.2.3 SCI Serial Clock (SCLK)

This bidirectional signal provides an input or output clock from which the transmit and/or receive baud rate is derived in the Asynchronous mode and from which data is transferred in the Synchronous mode. SCLK can be programmed as a GPIO signal (PE2) when the SCI SCLK function is not being used. This signal can be programmed as PE2 when data is being transmitted on TXD, since the clock does not need to be transmitted in the Asynchronous mode. Because SCLK is independent of SCI data I/O, there is no connection between programming the PE2 signal as SCLK and data coming out the TXD signal.

8.3 SCI PROGRAMMING MODEL

The SCI programming model can be viewed as three types of registers:

- Control
 - SCI Control Register (SCR) in **Figure 8-1**
 - SCI Clock Control Register (SCCR) in **Figure 8-3**
- Status
 - SCI Status Register (SSR) in **Figure 8-2**
- Data transfer

- SCI Receive Data Registers (SRX) in **Figure 8-7**
- SCI Transmit Data Registers (STX) in **Figure 8-7**
- SCI Transmit Data Address Register (STXA) in **Figure 8-7**

The SCI contains also the GPIO functionality, described in **Section 8.5**.

The following paragraphs describe each bit in the programming model.

7	6	5	4	3	2	1	0
WOMS	RWU	WAKE	SBK	SSFTD	WDS2	WDS1	WDS0
15	14	13	12	11	10	9	8
SCKP	STIR	TMIE	TIE	RIE	ILIE	TE	RE
23	22	21	20	19	18	17	16
							REIE

AA0854

Figure 8-1 SCI Control Register (SCR)

7	6	5	4	3	2	1	0
R8	FE	PE	OR	IDLE	RDRF	TDRE	TRNE
15	14	13	12	11	10	9	8
23	22	21	20	19	18	17	16

AA0855

Figure 8-2 SCI Status Register (SSR)

7	6	5	4	3	2	1	0
CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
15	14	13	12	11	10	9	8
TCM	RCM	SCP	COD	CD11	CD10	CD9	CD8
23	22	21	20	19	18	17	16



Reserved bit - read as 0 should be written with 0 for future compatibility

AA0856



Figure 8-3 SCI Clock Control Register (SCCR)

SCI Programming Model



Mode 0





Mode 2





Mode 4



Mode 5



Mode 6




Data Type: 1 = Address Byte
0 = Data Byte

- Note:
- Modes 1, 3, and 7 are reserved.
 - D0 = LSB; D7 = MSB
 - Data is transmitted and received LSB first if SSFTD = 0, or MSB first if SSFTD = 1

AA0691

Figure 8-4 SCI Data Word Formats



Data Type: 1 = Address Byte
 0 = Data Byte

- Note: 1. Modes 1, 3, and 7 are reserved.
 2. D0 = LSB; D7 = MSB
 3. Data is transmitted and received LSB first if SSFTD = 0, or MSB first if SSFTD = 1

AA0691 (cont.)

Figure 8-4 SCI Data Word Formats

8.3.1 SCI Control Register (SCR)

The SCI Control Register (SCR) is a 24-bit read/write register that controls the serial interface operation. Seventeen of the twenty-four bits are currently defined. Each bit is described in the following paragraphs.

8.3.1.1 SCR Word Select (WDS[0:2]) Bits 0-2

The word select WDS[0:2] bits select the format of transmitted and received data. Format modes are listed in **Table 8-1** and described in **Figure 8-4**.

Table 8-1 Word Formats

WDS2	WDS1	WDS0	Mode	Word Formats
0	0	0	0	8-Bit Synchronous Data (shift register mode)
0	0	1	1	Reserved
0	1	0	2	10-Bit Asynchronous (1 start, 8 data, 1 stop)
0	1	1	3	Reserved
1	0	0	4	11-Bit Asynchronous (1 start, 8 data, 1 even parity, 1 stop)
1	0	1	5	11-Bit Asynchronous (1 start, 8 data, 1 odd parity, 1 stop)
1	1	0	6	11-Bit Multidrop Asynchronous (1 start, 8 data, 1 data type, 1 stop)
1	1	1	7	Reserved

The Asynchronous modes are compatible with most UART-type serial devices, and support standard RS232C communication links. The Multidrop Asynchronous mode is compatible with the MC68681 DUART, the M68HC11 SCI interface, and the Intel 8051 serial interface. The Synchronous data mode is essentially a high-speed shift register used for I/O expansion and stream-mode channel interfaces. Data synchronization is accomplished by the use of a gated transmit and receive clock that is compatible with the Intel 8051 serial interface mode 0.

When odd parity is selected, the transmitter counts the number of 1s in the data word. If the total is not an odd number, the parity bit is set, thus producing an odd number. If the receiver counts an even number of 1s, an error in transmission has occurred. When even parity is selected, an even number must result from the

calculation performed at both ends of the line or an error in transmission has occurred.

The word select bits are cleared by hardware and software reset.

8.3.1.2 SCR SCI Shift Direction (SSFTD) Bit 3

The SSFTD bit determines the order in which the SCI Data Shift Registers shift data in or out: MSB first when set, LSB first when cleared. The parity and data type bits do not change their position in the frame, and remain adjacent to the stop bit. SSFTD is cleared by hardware and software reset.

8.3.1.3 SCR Send Break (SBK) Bit 4

A break is an all-zero word frame—a start bit 0, characters of all 0s (including any parity), and a stop bit 0 (i.e., ten or eleven 0s, depending on the mode selected). If SBK is set and then cleared, the transmitter completes transmission of the current frame, sends ten or eleven 0s (depending on WDS mode), and reverts to idle or sending data. If SBK remains set, the transmitter continually sends whole frames of 0s (ten or eleven bits with no stop bit). At the completion of the break code, the transmitter sends at least one high (set) bit before transmitting any data to guarantee recognition of a valid start bit. Break can be used to signal an unusual condition, message, etc. by forcing a frame error, which is caused by a missing stop bit. Hardware and software reset clear SBK.

8.3.1.4 SCR Wakeup Mode Select (WAKE) Bit 5

When WAKE is cleared, the Wakeup On Idle Line mode is selected. In the Wakeup On Idle Line mode, the SCI receiver is re-enabled by an idle string of at least ten or eleven (depending on WDS mode) consecutive 1s. The transmitter's software must provide this idle string between consecutive messages. The idle string cannot occur within a valid message because each word frame contains a start bit that is 0.

When WAKE is set, the Wakeup On Address Bit mode is selected. In the Wakeup On Address Bit mode, the SCI receiver is re-enabled when the last (eighth or ninth) data bit received in a character (frame) is 1. The ninth data bit is the address bit (R8) in the 11-bit Multidrop mode; the eighth data bit is the address bit in the 10-bit Asynchronous and 11-bit Asynchronous with parity modes. Thus, the received character is an address that has to be processed by all sleeping processors—that is, each processor has to compare the received character with its own address and decide whether to receive or ignore all following characters. WAKE is cleared by hardware and software reset.

SCI Programming Model**8.3.1.5 SCR Receiver Wakeup Enable (RWU) Bit 6**

When RWU is set and the SCI is in an Asynchronous mode, the wakeup function is enabled—that is, the SCI is asleep, and can be awakened by the event defined by the WAKE bit. In the Sleep state, all interrupts and all receive flags except IDLE are disabled. When the receiver wakes up, RWU is cleared by the wakeup hardware. The programmer can also clear the RWU bit to wake up the receiver.

RWU can be used by the programmer to ignore messages that are for other devices on a multidrop serial network. Wakeup On Idle Line (WAKE is cleared) or Wakeup On Address Bit (WAKE is set) must be chosen.

1. When WAKE is cleared and RWU is set, the receiver does not respond to data on the data line until an idle line is detected.
2. When WAKE is set and RWU is set, the receiver does not respond to data on the data line until a data frame with Bit 9 set is detected.

When the receiver wakes up, the RWU bit is cleared, and the first frame of data is received. If interrupts are enabled, the CPU is interrupted and the interrupt routine reads the message header to determine if the message is intended for this DSP.

1. If the message is for this DSP, the message is received, and RWU is set to wait for the next message.
2. If the message is not for this DSP, the DSP immediately sets RWU. Setting RWU causes the DSP to ignore the remainder of the message and wait for the next message.

RWU is cleared by hardware and software reset. RWU is ignored in the Synchronous mode.

8.3.1.6 SCR Wired-OR Mode Select (WOMS) Bit 7

When the WOMS bit is set, the SCI TXD driver is programmed to function as an open-drain output and can be wired together with other TXD signals in an appropriate bus configuration, such as a master-slave multidrop configuration. An external pullup resistor is required on the bus. When the WOMS is cleared, the TXD signal uses an active internal pullup. WOMS is cleared by hardware and software reset.

8.3.1.7 SCR Receiver Enable (RE) Bit 8

When RE is set, the receiver is enabled. When RE is cleared, the receiver is disabled, and data transfer from the Receive Shift Register to the Receive Data Register (SRX) is inhibited. If RE is cleared while a character is being received, the reception of the character is completed before the receiver is disabled. RE does not inhibit RDRF or receive interrupts. RE is cleared by hardware and software reset.

8.3.1.8 SCR Transmitter Enable (TE) Bit 9

When TE is set, the transmitter is enabled. When TE is cleared, the transmitter completes transmission of data in the SCI Transmit Data Shift Register, then the serial output is forced high (i.e., idle). Data present in the SCI Transmit Data Register (STX) is not transmitted. STX may be written and TDRE cleared, but the data is not transferred into the shift register. TE does not inhibit TDRE or transmit interrupts. TE is cleared by hardware and software reset.

Setting TE causes the transmitter to send a preamble of ten or eleven consecutive 1s (depending on WDS). This procedure gives the programmer a convenient way to ensure that the line goes idle before starting a new message. To force this separation of messages by the minimum idle line time, the following sequence is recommended:

1. Write the last byte of the first message to STX.
2. Wait for TDRE to go high, indicating the last byte has been transferred to the Transmit Shift Register.
3. Clear TE and set TE. This queues an idle line preamble to follow immediately the transmission of the last character of the message (including the stop bit).
4. Write the first byte of the second message to STX.

In this sequence, if the first byte of the second message is not transferred to STX prior to the finish of the preamble transmission, the transmit data line marks idle until STX is finally written.

8.3.1.9 SCR Idle Line Interrupt Enable (ILIE) Bit 10

When ILIE is set, the SCI interrupt occurs when IDLE (SCI Status Register Bit 3) is set. When ILIE is cleared, the IDLE interrupt is disabled. ILIE is cleared by hardware and software reset.

An internal flag, the Shift Register Idle Interrupt (SRIINT) flag, is the interrupt request to the interrupt controller. SRIINT is not directly accessible to the user.

When a valid start bit has been received, an idle interrupt is generated if both IDLE and ILIE are set. The idle interrupt acknowledge from the interrupt controller clears this interrupt request. The idle interrupt is not asserted again until at least one character has been received. The results are as follows:

1. The IDLE bit shows the real status of the receive line at all times.
2. An idle interrupt is generated once for each idle state, no matter how long the idle state lasts.

SCI Programming Model**8.3.1.10 SCR SCI Receive Interrupt Enable (RIE) Bit 11**

The RIE bit is set to enable the SCI Receive Data interrupt. If RIE is cleared, the Receive Data interrupt is disabled, and then the RDRF bit in the SCI Status Register must be polled to determine if the Receive Data Register is full. If both RIE and RDRF are set, the SCI requests an SCI Receive Data interrupt from the interrupt controller.

Receive interrupts with exception have higher priority than normal Receive Data interrupts. Therefore, if an exception occurs (i.e., if PE, FE, or OR are set) and REIE is set, the SCI requests an SCI Receive Data with Exception interrupt from the interrupt controller. RIE is cleared by hardware and software reset.

8.3.1.11 SCR SCI Transmit Interrupt Enable (TIE) Bit 12

The TIE bit is set to enable the SCI Transmit Data interrupt. If TIE is cleared, Transmit Data interrupts are disabled, and the Transmit Data Register Empty (TDRE) bit in the SCI status register must be polled to determine if the Transmit Data Register is empty. If both TIE and TDRE are set, the SCI requests an SCI Transmit Data interrupt from the interrupt controller. TIE is cleared by hardware and software reset.

8.3.1.12 SCR Timer Interrupt Enable (TMIE) Bit 13

The TMIE bit is set to enable the SCI timer interrupt. If TMIE is set, timer interrupt requests are sent to the interrupt controller at the rate set by the SCI clock register. The timer interrupt is automatically cleared by the timer interrupt acknowledge from the interrupt controller. This feature allows DSP programmers to use the SCI baud rate generator as a simple periodic interrupt generator if the SCI is not in use, if external clocks are used for the SCI, or if periodic interrupts are needed at the SCI baud rate. The SCI internal clock is divided by 16 (to match the $1 \times$ SCI baud rate) for timer interrupt generation. This timer does not require that any SCI signals be configured for SCI use to operate. TMIE is cleared by hardware and software reset.

8.3.1.13 SCR Timer Interrupt Rate (STIR) Bit 14

The STIR bit controls a divide by 32 in the SCI Timer interrupt generator. When STIR is cleared, the divide by 32 is inserted in the chain. When STIR is set, the divide by 32 is bypassed, thereby increasing timer resolution by a factor of thirty-two. This bit is cleared by hardware and software reset. To ensure proper operation of the timer, STIR must not be changed during timer operation (i.e., if TMIE = 1).

8.3.1.14 SCR SCI Clock Polarity (SCKP) Bit 15

The SCKP bit controls the clock polarity sourced or received on the clock signal (SCLK), eliminating the need for an external inverter. When SCKP is cleared, the clock polarity is positive; when SCKP is set, the clock polarity is negative. In the Synchronous mode, positive polarity means that the clock is normally positive and transitions negative during valid data. Negative polarity means that the clock is normally negative and transitions positive during valid data. In the Asynchronous

mode, positive polarity means that the rising edge of the clock occurs in the center of the period that data is valid. Negative polarity means that the falling edge of the clock occurs during the center of the period that data is valid. SCKP is cleared on hardware and software reset.

8.3.1.15 SCR SCI Receive with Exception Interrupt Enable (REIE) Bit 16

The REIE bit is set to enable the SCI Receive Data with Exception interrupt. If REIE is cleared, the Receive Data with Exception interrupt is disabled. If both REIE and RDRF are set, and PE, FE, and OR are not all cleared, the SCI requests an SCI Receive Data with Exception interrupt from the interrupt controller. REIE is cleared by hardware and software reset.

8.3.2 SCI Status Register (SSR)

The SSR is a 24-bit read-only register used by the DSP to determine the status of the SCI. The status bits are described in the following paragraphs.

8.3.2.1 SSR Transmitter Empty (TRNE) Bit 0

The TRNE flag bit is set when both the Transmit Shift Register and Transmit Data Register (STX) are empty to indicate that there is no data in the transmitter. When TRNE is set, data written to one of the three STX locations or to the Transmit Data Address Register (STXA) is transferred to the Transmit Shift Register and is the first data transmitted. TRNE is cleared when TDRE is cleared by writing data into the STX or the STXA, or when an idle, preamble, or break is transmitted. This bit, when set, indicates that the transmitter is empty; therefore, the data written to STX or STXA is transmitted next. That is, there is no word in the Transmit Shift Register presently being transmitted. This procedure is useful when initiating the transfer of a message (i.e., a string of characters). TRNE is set by the hardware, software, SCI individual, and stop reset.

8.3.2.2 SSR Transmit Data Register Empty (TDRE) Bit 1

The TDRE flag bit is set when the SCI Transmit Data Register is empty. When TDRE is set, new data can be written to one of the SCI Transmit Data Registers (STX) or the Transmit Data Address Register (STXA). TDRE is cleared when the SCI Transmit Data Register is written. TDRE is set by the hardware, software, SCI individual, and stop reset.

In the Synchronous mode, when using the internal SCI clock, there is a delay of up to 5.5 serial clock cycles between the time that STX is written until TDRE is set, indicating the data has been transferred from the STX to the Transmit Shift Register. There is a 2 to 4 serial clock cycle delay between writing STX and loading the Transmit Shift Register; in addition, TDRE is set in the middle of transmitting the

SCI Programming Model

second bit. When using an external serial transmit clock, if the clock stops, the SCI transmitter stops. TDRE is not set until the middle of the second bit transmitted after the external clock starts. Gating the external clock off after the first bit has been transmitted delays TDRE indefinitely.

In the Asynchronous mode, the TDRE flag is not set immediately after a word is transferred from the STX or STXA to the Transmit Shift Register nor when the word first begins to be shifted out. TDRE is set 2 cycles of the $16 \times$ clock after the start bit—that is, $2 \times 16 \times$ clock cycles into the transmission time of the first data bit.

8.3.2.3 SSR Receive Data Register Full (RDRF) Bit 2

The RDRF bit is set when a valid character is transferred to the SCI Receive Data Register from the SCI Receive Shift Register (regardless of the error bits condition). RDRF is cleared when the SCI Receive Data Register is read or by the hardware, software, SCI individual, and stop resets.

8.3.2.4 SSR Idle Line Flag (IDLE) Bit 3

IDLE is set when ten (or eleven) consecutive 1s are received. IDLE is cleared by a start-bit detection. The IDLE status bit represents the status of the receive line. The transition of IDLE from 0 to 1 can cause an IDLE interrupt (ILIE). IDLE is cleared by the hardware, software, SCI individual, and stop processing state resets.

8.3.2.5 SSR Overrun Error Flag (OR) Bit 4

The OR flag bit is set when a byte is ready to be transferred from the Receive Shift Register to the Receive Data Register (SRX) that is already full ($RDRF = 1$). The Receive Shift Register data is not transferred to the SRX. The OR flag indicates that character(s) in the received data stream may have been lost. The only valid data is located in the SRX. OR is cleared when the SCI Status Register is read, followed by a read of SRX. The OR bit clears the FE and PE bits—that is, overrun error has higher priority than FE or PE. OR is cleared by the hardware, software, SCI individual, and stop resets.

8.3.2.6 SSR Parity Error (PE) Bit 5

In the 11-bit Asynchronous modes, the PE bit is set when an incorrect parity bit has been detected in the received character. It is set simultaneously with RDRF for the byte which contains the parity error—that is, when the received word is transferred to the SRX. If PE is set, further data transfer into the SRX is not inhibited. PE is cleared when the SCI Status Register is read, followed by a read of SRX. PE is also cleared by the hardware, software, SCI individual, or stop reset. In the 10-bit Asynchronous mode, the 11-bit Multidrop mode, and the 8-bit Synchronous mode, the PE bit is always cleared since there is no parity bit in these modes. If the byte received causes both parity and overrun errors, the SCI receiver recognizes only the overrun error.

8.3.2.7 SSR Framing Error Flag (FE) Bit 6

The FE bit is set in the Asynchronous modes when no stop bit is detected in the data string received. FE and RDRE are set simultaneously when the received word is transferred to the SRX. However, the FE flag inhibits further transfer of data into the SRX until it is cleared. FE is cleared when the SCI Status Register is read followed by reading the SRX. The hardware, software, SCI individual, and stop reset also clear FE. In the 8-bit Synchronous mode, FE is always cleared. If the byte received causes both framing and overrun errors, the SCI receiver recognizes only the overrun error.

8.3.2.8 SSR Received Bit 8 (R8) Address Bit 7

In the 11-bit Asynchronous Multidrop mode, the R8 bit is used to indicate whether the received byte is an address or data. R8 is set for addresses and is cleared for data. R8 is not affected by reading the SRX or SCI Status Register. The hardware, software, SCI individual, and stop resets clear R8.


8.3.3 SCI Clock Control Register (SCCR)

The SCCR is a 24-bit read/write register that controls the selection of the clock modes and baud rates for the transmit and receive sections of the SCI interface. The control bits are described in the following paragraphs. The SCCR is cleared by hardware reset. The basic features of the clock generator (see **Figure 8-5** and **Figure 8-6**) are:

1. The SCI logic always uses a $16 \times$ internal clock in the Asynchronous modes and always uses a $2 \times$ internal clock in the Synchronous mode. The maximum internal clock available to the SCI peripheral block is the oscillator frequency divided by 4. With a 66 MHz DSP56302 processor, this gives a maximum data rate of 1031.25 Kbps for asynchronous data and 8.25 Mbps for synchronous data. These maximum rates are the same for internally or externally supplied clocks.
2. The $16 \times$ clock is necessary for the Asynchronous modes to synchronize the SCI to the incoming data (see **Figure 8-5**).
3. For the Asynchronous modes, the user must provide a $16 \times$ clock if the user wishes to use an external baud rate generator (i.e., SCLK input).
4. For the Asynchronous modes, the user can select either $1 \times$ or $16 \times$ for the output clock when using internal TX and RX clocks ($TCM = 0$ and $RCM = 0$).
5. When SCKP is cleared, the transmitted data on the TXD signal changes on the negative edge of the $1 \times$ serial clock and is stable on the positive edge. When SCKP is set, the data changes on the positive edge and is stable on the negative edge.

SCI Programming Model

6. The received data on the RXD signal is sampled on the positive edge (if SCKP = 0) or on the negative edge (if SCKP = 1) of the 1 × serial clock.
7. For the Asynchronous mode, the output clock is continuous.
8. For the Synchronous mode, a 1 × clock is used for the output or input baud rate. The maximum 1 × clock is the crystal frequency divided by 8.
9. For the Synchronous mode, the clock is gated.
10. For the Synchronous mode, the transmitter and receiver are synchronous with each other.



AA0692

Figure 8-5 16 x Serial Clock

8.3.3.1 SCCR Clock Divider (CD[11:0]) Bits 11–0

The CD[11:0] bits specify the divide ratio of the prescale divider in the SCI clock generator. A divide ratio from 1 to 4096 (CD[11:0] = \$000 to \$FFF) can be selected. Hardware and software reset clear CD11–CD0.

8.3.3.2 SCCR Clock Out Divider (COD) Bit 12

The clock output divider is controlled by COD and the SCI mode. If the SCI mode is synchronous, the output divider is fixed at divide by 2.

If the SCI mode is asynchronous, either:

- If COD is cleared and SCLK is an output (i.e., TCM and RCM are both cleared), the SCI clock is divided by 16 before being output to the SCLK signal. Thus, the SCLK output is a 1 × clock.
- If COD is set and SCLK is an output, the SCI clock is fed directly out to the SCLK signal. Thus, the SCLK output is a 16 × baud clock.

The COD bit is cleared by hardware and software reset.

8.3.3.3 SCCR SCI Clock Prescaler (SCP) Bit 13

The SCP bit selects a divide by 1 (SCP is cleared) or divide by 8 (SCP is set) prescaler for the clock divider. The output of the prescaler is further divided by 2 to form the SCI clock. Hardware and software reset clear SCP.


8.3.3.4 SCCR Receive Clock Mode Source Bit (RCM) Bit 14

RCM selects whether an internal or external clock is used for the receiver. If RCM is cleared, the internal clock is used. If RCM is set, the external clock (from the SCLK signal) is used. Hardware and software reset clear RCM.

Table 8-2 TCM and RCM Bit Configuration

TCM	RCM	TX Clock	RX Clock	SCLK Signal	Mode
0	0	Internal	Internal	Output	Synchronous/Asynchronous
0	1	Internal	External	Input	Asynchronous Only
1	0	External	Internal	Input	Asynchronous Only
1	1	External	External	Input	Synchronous/Asynchronous

SCI Programming Model



AA0693


Figure 8-6 SCI Baud Rate Generator

8.3.3.5 SCCR Transmit Clock Source Bit (TCM) Bit 15

TCM selects whether an internal or external clock is used for the transmitter. If TCM is cleared, the internal clock is used. If TCM is set, the external clock (from the SCLK signal) is used. Hardware and software reset clear TCM.


8.3.4 SCI Data Registers

The SCI data registers are divided into two groups: receive and transmit (see Figure 8-7). There are two receive registers—a Receive Data Register (SRX) and a serial-to-parallel Receive Shift Register. There are also two transmit registers—a Transmit Data Register (called either STX or STXA) and a parallel-to-serial Transmit Shift Register.



Note: 1. SRX is the same register decoded at three different addresses.

(a) Receive Data Register



Note: 1. Bytes are masked on the fly.
2. STX is the same register decoded at four different addresses.

(b) Transmit Data Register

AA0694

Figure 8-7 SCI Programming Model - Data Registers

8.3.4.1 SCI Receive Registers (SRX)

Data bits received on the RXD signal are shifted into the SCI Receive Shift Register. When a complete word has been received, the data portion of the word is transferred to the byte-wide SRX. This process converts the serial data to parallel data and provides double buffering. Double buffering provides flexibility to the programmer and increased throughput since the programmer can save (and process) the previous word while the current word is being received.

The SRX can be read at three locations as SRXL, SRXM, and SRXH. When SRXL is read, the contents of the SRX are placed in the lower byte of the data bus and the remaining bits on the data bus are read as 0s. Similarly, when SRXM is read, the contents of SRX are placed in the middle byte of the bus, and when SRXH is read, the contents of SRX are placed in the high byte with the remaining bits are read as 0s. Mapping SRX as described allows three bytes to be efficiently packed into one 24-bit word by ORing three data bytes read from the three addresses.

SCI Programming Model

The length and format of the serial word are defined by the WDS0, WDS1, and WDS2 control bits in the SCR. The clock source is defined by the Receive Clock Mode (RCM) select bit in the SCR.

In the Synchronous mode, the start bit, the eight data bits, the address/data indicator bit and/or the parity bit, and the stop bit are received in that order. Data bits are sent LSB first if SSFTD is cleared, and MSB first if SSFTD is set. In Synchronous mode, the synchronization is provided by gating the clock.

In either Synchronous or Asynchronous mode, when a complete word has been clocked in, the contents of the Shift Register can be transferred to the SRX and the flags; RDRF, FE, PE, and OR are changed appropriately. Because the operation of the Receive Shift Register is transparent to the DSP, the contents of this register are not directly accessible to the programmer.

8.3.4.2 SCI Transmit Registers

The Transmit Data Register is a one byte-wide register mapped into four addresses as STXL, STXM, STXH, and STXA. In the Asynchronous mode, when data is to be transmitted, STXL, STXM, and STXH are used. When STXL is written, the low byte on the data bus is transferred to the STX. When STXM is written, the middle byte is transferred to the STX. When STXH is written, the high byte is transferred to the STX. This structure makes it easy for the programmer to unpack the bytes in a 24-bit word for transmission. TDXA should be written in the 11-bit Asynchronous Multidrop mode when the data is an address and it is desired that the ninth bit (the address bit) be set. When STXA is written, the data from the low byte on the data bus is stored in it. The address data bit is cleared in the 11-bit Asynchronous Multidrop mode when any of STXL, STXM or STXH is written. When either STX (STXL, STXM, or STXH) or STXA is written, TDRE is cleared.

The transfer from either STX or STXA to the Transmit Shift Register occurs automatically, but not immediately, when the last bit from the previous word has been shifted out; that is, the Transmit Shift Register is empty. Like the receiver, the transmitter is double-buffered. However, a 2 to 4 serial clock cycle delay occurs between when the data is transferred from either STX or STXA to the Transmit Shift Register and when the first bit appears on the TXD signal. (A serial clock cycle is the time required to transmit one data bit). The Transmit Shift Register is not directly addressable, and a dedicated flag for this register does not exist. Because of this fact and the 2 to 4 cycle delay, two bytes cannot be written consecutively to STX or STXA without polling, as the second byte might overwrite the first byte. The TDRE flag should always be polled prior to writing STX or STXA to prevent overruns unless transmit interrupts have been enabled. Either STX or STXA is usually written as part of the interrupt service routine. An interrupt is generated only if TDRE is set. The Transmit Shift Register is indirectly visible via the TRNE bit in the SSR.

In the Synchronous mode, data is synchronized with the transmit clock, which can have either an internal or external source, as defined by the TCM bit in the SCCR. The length and format of the serial word is defined by the WDS0, WDS1, and WDS2 control bits in the SCR. In the Asynchronous modes, the start bit, the eight data bits (with the LSB first if SSFTD = 0 and the MSB first if SSFTD = 1), the address/data indicator bit or parity bit, and the stop bit are transmitted in that order.

The data to be transmitted can be written to any one of the three STX addresses. If SCKP is set and SSHTD is set, the SCI Synchronous mode is equivalent to the SSI operation in the 8-bit Data On-demand mode.

Note: When writing data to a peripheral device there is a two cycle pipeline delay until any status bits affected by this operation are updated. If the user reads any of those status bits within the next two cycles, the bit will not reflect its current status. See the *DSP56300 Family Manual, appendix B, Polling a peripheral device for write* for further details.

8.4 OPERATING MODES

The operating modes for the DSP56302 SCI are:

- 8-bit Synchronous (shift register mode)
- 10-bit Asynchronous (1 start, 8 data, 1 stop)
- 11-bit Asynchronous (1 start, 8 data, 1 even parity, 1 stop)
- 11-bit Asynchronous (1 start, 8 data, 1 odd parity, 1 stop)
- 11-bit Multidrop Asynchronous (1 start, 8 data, 1 data type, 1 stop)
This mode is used for master/slave operation with Wakeup On Idle Line and Wakeup On Address Bit capability. It allows the DSP56302 to share a single serial line efficiently with other peripherals.

These modes are selected using the WD[0:2] bits in the SCR.

The Synchronous data mode is essentially a high-speed shift register used for I/O expansion and stream-mode channel interfaces. Data synchronization is accomplished by the use of a gated transmit and receive clock that is compatible with the Intel 8051 serial interface mode 0.

The Asynchronous modes are compatible with most UART-type serial devices. Standard RS232C communication links are supported by these modes.

Operating Modes

The Multidrop Asynchronous modes are compatible with the MC68681 DUART, the M68HC11 SCI interface, and the Intel 8051 serial interface.

8.4.1 SCI After Reset

There are four different methods of resetting the SCI.

1. Hardware reset
2. Software reset
Both hardware and software resets clear the Port Control Register bits, which configure all I/O as GPIO input. The SCI remains in the Reset state as long as all SCI signals are programmed as GPIO (CC2, CC1, and CC0 all are cleared); the SCI becomes active only when at least one of the SCI I/O signals is not programmed as GPIO.
3. Individual reset
During program execution, the CC2, CC1, and CC0 bits can be cleared (individual reset), which causes the SCI to stop serial activity and enter the Reset state. All SCI status bits are set to their Reset state. However, the contents of the SCR are not affected, allowing the DSP program to reset the SCI separately from the other internal peripherals. During individual reset, internal DMA accesses to the data registers of the SCI are not valid and the data read will be unknown.
4. Stop processing state reset
Executing the STOP instruction halts operation of the SCI until the DSP is restarted, causing the SSR to be reset. No other SCI registers are affected by the STOP instruction. **Table 8-3** illustrates how each type of reset affects each register in the SCI.

Table 8-3 SCI Registers after Reset

Register Bit	Bit Mnemonic	Bit Number	Reset Type			
			HW Reset	SW Reset	IR Reset	ST Reset
SCR	REIE	16	0	0	—	—
	SCKP	15	0	0	—	—
	STIR	14	0	0	—	—
	TMIE	13	0	0	—	—
	TIE	12	0	0	—	—
	RIE	11	0	0	—	—
	ILIE	10	0	0	—	—
	TE	9	0	0	—	—
	RE	8	0	0	—	—
	WOMS	7	0	0	—	—
	RWU	6	0	0	—	—
	WAKE	5	0	0	—	—
	SBK	4	0	0	—	—
	SSFTD	3	0	0	—	—
WDS[2:0]	2-0	0	0	—	—	
SSR	R8	7	0	0	0	0
	FE	6	0	0	0	0
	PE	5	0	0	0	0
	OR	4	0	0	0	0
	IDLE	3	0	0	0	0
	RDRF	2	0	0	0	0
	TDRE	1	1	1	1	1

Table 8-3 SCI Registers after Reset (Continued)

Register Bit	Bit Mnemonic	Bit Number	Reset Type			
			HW Reset	SW Reset	IR Reset	ST Reset
	TRNE	0	1	1	1	1
SCCR	TCM	15	0	0	—	—
	RCM	14	0	0	—	—
	SCP	13	0	0	—	—
	COD	12	0	0	—	—
	CD[11:0]	11-0	0	0	—	—
SRX	SRX [23:0]	23-16, 15-8, 7-0	—	—	—	—
STX	STX[23:0]	23-0	—	—	—	—
SRSR	SRS[8:0]	8-0	—	—	—	—
STSH	STS[8:0]	8-0	—	—	—	—
Note: SRSR—SCI Receive Shift Register, STSH — SCI Transmit Shift Register Note: HW—Hardware reset is caused by asserting the external RESET signal. Note: SW—Software reset is caused by executing the RESET instruction. Note: IR—Individual reset is caused by clearing PCRE (bits 0-2) (configured for GPIO). Note: ST—Stop reset is caused by executing the STOP instruction. Note: 1—The bit is set during this reset. Note: 0—The bit is cleared during this reset. Note: — — The bit is not changed during this reset						

8.4.2 SCI Initialization

The correct way to initialize the SCI is as follows:

1. Hardware or software reset
2. Program SCI control registers
3. Configure at least one SCI signal as not GPIO

If interrupts are to be used, the signals must be selected, and interrupts must be enabled and unmasked before the SCI can operate. The order does not matter; any one of these three requirements for interrupts can be used to enable the SCI.

Synchronous applications usually require exact frequencies, which require that the crystal frequency be chosen carefully. An alternative to selecting the system clock to accommodate the SCI requirements is to provide an external clock to the SCI.

8.4.3 SCI Initialization Example

One way to initialize the SCI is described below as an example.

1. The SCI should be in its individual reset state ($PCR = \$0$).
2. Configure the control registers (SCR, SCCR) according to the operating mode, but do not enable neither transmitter ($TE = 0$) nor receiver ($RE = 0$).

It is possible to set the interrupts enable bits that would be in use during the operation (no interrupt occurs).

3. Enable the SCI by setting the PCR bits according to which signals will be in use during operation.
4. If transmit interrupt is not used, write data to the transmitter.

If transmitter interrupt enable is set, an interrupt is issued and the interrupt handler should write data into the transmitter.

SCI transmit request is serviced by DMA channel if it is programmed to service the SCI transmitter.

5. Enable transmitters ($TE = 1$) and receiver ($RE = 1$), according to usage.

Operation starts as follows:

- For an internally generated clock, the SCLK signal starts operation immediately after the SCI is enabled (Step 3 above) for Asynchronous modes. In Synchronous mode, the SCLK signal is active only while transmitting (gated clock).
- Data is received only when the receiver is enabled ($RE = 1$) and after the occurrence of the SCI receive sequence on the RXD signal, as described by the operating mode (i.e., idle line sequence).

Operating Modes

- Data is transmitted only after the transmitter is enabled (TE = 1), and after transmitting the initialization sequence depending on the operating mode.

8.4.4 Preamble, Break, and Data Transmission Priority

Two or three transmission commands may be set simultaneously:

1. A preamble (TE is set.)
2. A break (SBK is set or is cleared.)
3. There is data for transmission (TDRE is cleared).

After the current character transmission, if two or more of these commands are set, the transmitter executes them in the following order:

1. Preamble
2. Break
3. Data

8.4.5 SCI Exceptions

The SCI can cause five different exceptions in the DSP. These exceptions are as follows (ordered from the highest to the lowest priority):

1. SCI Receive Data with Exception Status is caused by Receive Data Register full with a receiver error (parity, framing, or overrun error). Clearing the pending interrupt is done by reading the SCI status register, followed by a read of SRX. A long interrupt service routine should be used to handle the error condition. This interrupt is enabled by SCR Bit 16 (REIE).
2. SCI Receive Data is caused by Receive Data Register full. Reading SRX clears the pending interrupt. This error-free interrupt can use a fast interrupt service routine for minimum overhead. This interrupt is enabled by SCR Bit 11 (RIE).
3. SCI Transmit Data is caused by Transmit Data Register empty. Writing STX clears the pending interrupt. This error-free interrupt can use a fast interrupt service routine for minimum overhead. This interrupt is enabled by SCR Bit 12 (TIE).


4. SCI Idle Line is caused by the receive line entering the idle state (ten or eleven bits of 1s). This interrupt is latched and then automatically reset when the interrupt is accepted. This interrupt is enabled by SCR Bit 10 (ILIE).
5. SCI Timer is caused by the baud rate counter reaching zero. This interrupt is automatically reset when the interrupt is accepted. This interrupt is enabled by SCR Bit 13 (TMIE).

8.5 GPIO SIGNALS AND REGISTERS

The GPIO functionality of port SCI is controlled by three registers: Port E Control Register (PCRE), Port E Direction Register (PRRE) and Port E Data Register (PDRE).

8.5.1 Port E Control Register (PCRE)

The read/write 24-bit PCRE controls the functionality of SCI GPIO signals. Each of PC[2:0] bits controls the functionality of the corresponding port signal. When a PC[i] bit is set, the corresponding port signal is configured as a SCI signal. When a PC[i] bit is cleared, the corresponding port signal is configured as GPIO signal.




AA0695

Figure 8-8 Port E Control Register (PCRE)

Note: Hardware and software reset clear all PCR bits.

8.5.2 Port E Direction Register (PRRE)

The read/write 24-bit PRRE controls the direction of SCI GPIO signals. When port signal[i] is configured as GPIO, PDC[i] controls the port signal direction. When PDC[i] is set, the GPIO port signal[i] is configured as output. When PDC[i] is cleared the GPIO port signal[i] is configured as input.



AA0696

Figure 8-9 Port E Direction Register (PRRE)

Note: Hardware and software reset clear all PRR bits.

The following table describe the port signal configurations.


Table 8-4 Port Control Register and Port Direction Register Bits Functionality


PC[i]	PDC[i]	Port Signal[i] Function
1	1 or 0	SCI
0	0	GPIO input
0	1	GPIO output

8.5.3 Port E Data Register (PDRE)

The read/write 24-bit PDRE is used to read or write data to or from SCI GPIO signals. Bits PD[2:0] are used to read or write data from or to the corresponding port signals if they are configured as GPIO. If a port signal [i] is configured as a GPIO

input, then the corresponding PD[i] bit reflects the value of this signal. If a port signal [i] is configured as a GPIO output, then the value of the corresponding PD[i] bit is reflected on this signal.



 Reserved Bit, Read as 0, Should be Written with 0 for Future Compatibility

AA0697


Figure 8-10 Port E Data Register (PDRE)

Note: Hardware and software reset clear all PDRE bits.



SECTION 9

TRIPLE TIMER MODULE



9.1	INTRODUCTION	9-3
9.2	TRIPLE TIMER MODULE ARCHITECTURE	9-3
9.3	TRIPLE TIMER MODULE PROGRAMMING MODEL	9-5
9.4	TIMER MODES OF OPERATION	9-16

9.1 INTRODUCTION

This section describes the internal triple timer module in the DSP56302. Each timer has a single signal that can be used as a GPIO signal or as a timer signal. These three timers can be used to generate timed pulses or as pulse width modulators. They can also be used as an event counter, to capture an event, or to measure the width or period of a signal.

9.2 TRIPLE TIMER MODULE ARCHITECTURE

The timer module is composed of a common 21-bit prescaler and three independent and identical general purpose 24-bit timer/event counters, each having its own register set. Each timer can use internal or external clocking and can interrupt the DSP56302 after a specified number of events (clocks) or can signal an external device after counting internal events. Each timer can also be used to trigger DMA transfers after a specified number of events (clocks) has occurred. Each timer connects to the external world through one bidirectional signal signal, designated TIO0–TIO2 for Timers 0–2, respectively.

When the TIO signal is configured as input, the timer functions as an external event counter or measures external pulse width/signal period. When the TIO signal is used as output, the timer functions as a timer, a watchdog timer, or a pulse width modulator. When the TIO signal is not used by the timer, it can be used as a GPIO signal (also called TIO0–TIO2).

9.2.1 Triple Timer Module Block Diagram

Figure 9-1 shows a block diagram of the triple timer module. This module includes a 24-bit Timer Prescaler Load Register (TPLR), a 24-bit Timer Prescaler Count Register (TPCR), a 21-bit prescaler clock counter, and three timers. Each of the three timers may use the prescaler clock as its clock source.




Figure 9-1 Triple Timer Module Block Diagram


9.2.2 Timer Block Diagram

The timer block diagram (see **Figure 9-2**) shows the structure of a timer module. The timer programmer's model (see **Figure 9-3**) shows the structure of the timer registers. The three timers are identical in structure and function. A generic timer is discussed in this section.

The timer includes a 24-bit counter, a 24-bit read/write Timer Control and Status Register (TCSR), a 24-bit read-only Timer Count Register (TCR), a 24-bit write-only Timer Load Register (TLR), a 24-bit read/write Timer Compare Register (TCPR), and logic for clock selection and interrupt/DMA trigger generation.

The Timer mode is controlled by the TC[3:0] bits of the Timer Control/Status Register (TCSR). For a listing of the timer modes, see **Section 9.4**. For a description of their operation, see **Section 9.4.1**.

The DSP56302 views each timer as a memory-mapped peripheral with four registers occupying four 24-bit words in the X data memory space. Either standard polled or interrupt programming techniques can be used to service the timers. The timer programming model is shown in **Figure 9-3**.



AA0676


Figure 9-2 Timer Module Block Diagram

9.3 TRIPLE TIMER MODULE PROGRAMMING MODEL


The programming model for the triple timer module is shown in **Figure 9-3**.

Triple Timer Module


Triple Timer Module Programming Model




Timer Prescaler Load Register (TPLR)
 TPLR = \$FFFF83




Timer Prescaler Count Register (TPCR)
 TPCR = \$FFFF82




Timer Control/Status Register (TCSR)
 TCSR0 = \$FFFF8F
 TCSR1 = \$FFFF8B
 TCSR2 = \$FFFF87



Timer Load Register (TLR)
 TLR0 = \$FFFF8E
 TLR1 = \$FFFF8B
 TLR2 = \$FFFF87



Timer Compare Register (TCPR)
 TCPR0 = \$FFFF8F
 TCPR1 = \$FFFF86
 TCPR2 = \$FFFF87



Timer Count Register (TCR)
 TCR0 = \$FFFF8C
 TCR1 = \$FFFF88
 TCR2 = \$FFFF84


 - reserved, read as 0, should be written with 0 for future compatibility

Figure 9-3 Timer Module Programmer's Model

9.3.1 Prescaler Counter

The prescaler counter is a 21-bit counter that is decremented on the rising edge of the prescaler input clock. The counter is enabled when at least one of the three timers is enabled (i.e., one or more of the Timer Enable (TE) bits are set) and is using the prescaler output as its source (i.e., one or more of the PCE bits are set).

9.3.2 Timer Prescaler Load Register (TPLR)

The Timer Prescaler Load Register (TPLR) is a 24-bit read/write register that controls the prescaler divide factor (i. e., the number that the prescaler counter will load and begin counting from) and the source for the prescaler input clock. The control bits are described below (see **Figure 9-4**).

23	22	21	20	19	18	17	16	15	14	13	12
	PS1	PS0	PL20	PL19	PL18	PL17	PL16	PL15	PL14	PL13	PL12
11	10	9	8	7	6	5	4	3	2	1	0
PL11	PL10	PL9	PL8	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0

— reserved, read as 0, should be written with 0 for future compatibility

Figure 9-4 Timer Prescaler Load Register (TPLR)

9.3.2.1 TPLR Prescaler Preload Value (PL[20:0]) Bits 20-0

These 21 bits contain the prescaler preload value. This value is loaded into the prescaler counter when the counter value reaches 0 or the counter switches state from disabled to enabled.

If $PL[20:0] = N$, then the prescaler counts $N+1$ source clock cycles before generating a prescaler clock pulse. Therefore, the prescaler divide factor = (preload value) + 1.

The PL[20:0] bits are cleared by a hardware \overline{RESET} signal or a software RESET instruction.

9.3.2.2 TPLR Prescaler Source (PS[1:0]) Bits 22-21

The two Prescaler Source (PS) bits control the source of the prescaler clock. **Table 9-1** summarizes PS bit functionality. The prescaler's use of a TIO signal is not affected by the TCSR settings of the timer corresponding to the TIO signal being used.

Triple Timer Module

Triple Timer Module Programming Model

If the prescaler source clock is external, the prescaler counter is incremented by signal transitions on the TIO signal. The external clock is internally synchronized to the internal clock. The external clock frequency must be lower than the DSP56302 internal operating frequency divided by 4 (CLK/4).

The PS[1:0] bits are cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

Note: To ensure proper operation, change the PS[1:0] bits only when the prescaler counter is disabled. Disable the prescaler counter by clearing the TE bit in the TCSR of each of three timers.

Table 9-1 Prescaler Source Selection


PS1	PS0	PRESCALER CLOCK SOURCE
0	0	Internal CLK/2
0	1	TIO0
1	0	TIO1
1	1	TIO2

9.3.2.3 TPLR Reserved Bit 23

This reserved bit is read as 0 and should be written with 0 for future compatibility.

9.3.3 Timer Prescaler Count Register (TPCR)

The Timer Prescaler Count Register (TPCR) is a 24-bit read-only register that reflects the current value in the prescaler counter. The register bits are described below (see **Figure 9-5**).



reserved, read as 0, should be written with 0 for future compatibility

Figure 9-5 Timer Prescaler Count Register (TPCR)

9.3.3.1 TPCR Prescaler Counter Value (PC[20:0]) Bits 20-0

These 21 bits contain the current value of the prescaler counter.

9.3.3.2 TPCR Reserved Bits 23-21

These reserved bits are read as 0 and should be written with 0 for future compatibility.

9.3.4 Timer Control/Status Register (TCSR)

The Timer Control/Status Register (TCSR) is a 24-bit read/write register controlling the timer and reflecting its status. The control and status bits are described below (see **Table 9-2**).

9.3.4.1 Timer Enable (TE) Bit 0

The Timer Enable (TE) bit is used to enable or disable the timer. Setting TE enables the timer and clears the timer counter. The counter starts counting according to the mode selected by the Timer Control (TC[3:0]) bit values.

Clearing the TE bit disables the timer. The TE bit is cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

Note: When all the three timers are disabled and the signal signals are not in GPIO mode, all three TIO signals are tri-stated. To prevent undesired spikes on the TIO signals when switching from tri-state into active state, these signals should be tied to the high or low signal state by the use of pull-up or pull-down resistors.

9.3.4.2 Timer Overflow Interrupt Enable (TOIE) Bit 1

The Timer Overflow Interrupt Enable (TOIE) bit is used to enable the timer overflow interrupts. Setting TOIE enables overflow interrupt generation. The timer counter can hold a maximum value of \$FFFFFF. When the counter value is at the maximum value and a new event causes the counter to be incremented to \$000000, the timer generates an overflow interrupt.

Clearing the TOIE bit disables overflow interrupt generation. The TOIE bit is cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

9.3.4.3 Timer Compare Interrupt Enable (TCIE) Bit 2

The Timer Compare Interrupt Enable (TCIE) bit is used to enable or disable the timer compare interrupts. Setting TCIE enables the compare interrupts. In the Timer, PWM, or Watchdog modes, a compare interrupt is generated after the counter value matches the value of the TCPR. The counter will start counting up from the number

loaded from the TLR and if the TCPR value is N, an interrupt occurs after (N – M + 1) events, where M is the value of TLR.

Clearing the TCIE bit disables the compare interrupts. The TCIE bit is cleared by a hardware RESET signal or a software RESET instruction.

9.3.4.4 Timer Control (TC[3:0]) Bits 4-7

The four Timer Control (TC) bits control the source of the timer clock, the behavior of the TIO signal, and the Timer mode of operation. **Table 9-2** summarizes the TC bit functionality. A detailed description of the timer operating modes is given in **Section 9.4 Timer Modes of Operation** on page 9-16.

The TC bits are cleared by a hardware RESET signal or a software RESET instruction.

Note: If the clock is external, the counter is incremented by the transitions on the TIO signal. The external clock is internally synchronized to the internal clock, and its frequency should be lower than the internal operating frequency divided by 4 (CLK/4).

Note: To ensure proper operation, the TC[3:0] bits should be changed only when the timer is disabled (when the TE bit in the TCSR has been cleared).

Table 9-2 Timer Control Bits

Bit Settings				Mode Characteristics			
TC3	TC2	TC1	TC0	Mode Number	Mode Function	TIO	Clock
0	0	0	0	0	Timer and GPIO	GPIO ¹	Internal
0	0	0	1	1	Timer Pulse	Output	Internal
0	0	1	0	2	Timer Toggle	Output	Internal
0	0	1	1	3	Event Counter	Input	External
0	1	0	0	4	Input Width Measurement	Input	Internal
0	1	0	1	5	Input Period Measurement	Input	Internal
0	1	1	0	6	Capture Event	Input	Internal

Table 9-2 Timer Control Bits (Continued)

Bit Settings				Mode Characteristics			
TC3	TC2	TC1	TC0	Mode Number	Mode Function	TIO	Clock
0	1	1	1	7	Pulse Width Modulation (PWM)	Output	Internal
1	0	0	0	8	Reserved	—	—
1	0	0	1	9	Watchdog Pulse	Output	Internal
1	0	1	0	10	Watchdog Toggle	Output	Internal
1	0	1	1	11	Reserved	—	—
1	1	0	0	12	Reserved	—	—
1	1	0	1	13	Reserved	—	—
1	1	1	0	14	Reserved	—	—
1	1	1	1	15	Reserved	—	—

Note 1: The GPIO function is enabled only if all of the TC[3:0] bits are 0.

9.3.4.5 Inverter (INV) Bit 8

The Inverter (INV) bit affects the polarity definition of the incoming signal on the TIO signal when TIO is programmed as input and affects the polarity of the output pulse generated on the TIO signal when TIO is programmed as output.

Table 9-3 Inverter (INV) Bit Operation

Mode	TIO Programmed as Input		TIO Programmed as Output	
	INV = 0	INV = 1	INV = 0	INV = 1
0	GPIO signal on the TIO signal read directly	GPIO signal on the TIO signal inverted	Bit written to GPIO put on TIO signal directly	Bit written to GPIO inverted and put on TIO signal
1	Counter is incremented on the rising edge of the signal from the TIO signal	Counter is incremented on the falling edge of the signal from the TIO signal	—	—

Table 9-3 Inverter (INV) Bit Operation (Continued)

Mode	TIO Programmed as Input		TIO Programmed as Output	
	INV = 0	INV = 1	INV = 0	INV = 1
2	Counter is incremented on the rising edge of the signal from the TIO signal	Counter is incremented on the falling edge of the signal from the TIO signal	TCRx output put on TIO signal directly	TCRx output inverted and put on TIO signal
3	Counter is incremented on the rising edge of the signal from the TIO signal	Counter is incremented on the falling edge of the signal from the TIO signal	—	—
4	Width of the high input pulse is measured.	Width of the low input pulse is measured.	—	—
5	Period is measured between the rising edges of the input signal.	Period is measured between the falling edges of the input signal.	—	—
6	Event is captured on the rising edge of the signal from the TIO signal	Event is captured on the falling edge of the signal from the TIO signal	—	—
7	—	—	Pulse generated by the timer has positive polarity	Pulse generated by the timer has negative polarity
9	—	—	Pulse generated by the timer has positive polarity	Pulse generated by the timer has negative polarity
10	—	—	Pulse generated by the timer has positive polarity.	Pulse generated by the timer has negative polarity

The INV bit is cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

Note: The INV bit affects both the timer and GPIO modes of operation. To ensure correct operation, this bit should be changed only when one or both of the following conditions is true:

The timer has been disabled by clearing the TE bit in the TCSR.

The timer is in GPIO mode.

The INV bit does not affect the polarity of the prescaler source when the TIO is used as input to the prescaler.

9.3.4.6 Timer Reload Mode (TRM) Bit 9

The Timer Reload Mode (TRM) bit controls the counter preload operation.

In Timer (0–3) and Watchdog (9–10) modes, the counter is preloaded with the TLR value after the TE bit is set and the first internal or external clock signal is received. If the TRM bit is set, the counter is reloaded each time after it reaches the value contained by the TCR. In PWM mode (7), the counter is reloaded each time counter overflow occurs. In Measurement (4–5) modes, if the TRM and the TE bits are set, the counter is preloaded with the TLR value on each appropriate edge of the input signal.

If the TRM bit is cleared, the counter operates as free running counter and is incremented on each incoming event. The TRM bit is cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

9.3.4.7 Direction (DIR) Bit 11

The Direction (DIR) bit determines the behavior of the TIO signal when it is used as a GPIO signal. When the DIR bit is set, the TIO signal is an output; when the DIR bit is cleared, the TIO signal is an input. The TIO signal can be used as a GPIO signal only when the TC[3:0] bits are all cleared. If any of the TC[3:0] bits are set, then the GPIO function is disabled and the DIR bit has no effect.

The DIR bit is cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

9.3.4.8 Data Input (DI) Bit 12

The Data Input (DI) bit reflects the value of the TIO signal. If the INV bit is set, the value of the TIO signal is inverted before it is written to the DI bit. If the INV bit is cleared, the value of the TIO signal is written directly to the DI bit.

DI is cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

9.3.4.9 Data Output (DO) Bit 13

The Data Output (DO) bit is the source of the TIO value when it is a data output signal. The TIO signal is data output when the GPIO mode is enabled and DIR is set. A value written to the DO bit is written to the TIO signal. If the INV bit is set, the value of the DO bit is inverted when written to the TIO signal. When the INV bit is cleared, the value of the DO bit is written directly to the TIO signal. When GPIO mode is disabled, writing the DO bit has no effect.

The DO bit is cleared by a hardware $\overline{\text{RESET}}$ signal or a software RESET instruction.

9.3.4.10 Prescaler Clock Enable (PCE) Bit 15

The Prescaler Clock Enable (PCE) bit is used to select the prescaler clock as the timer source clock. When the PCE bit is cleared, the timer uses either an internal (CLK/2) signal or an external (TIO) signal as its source clock. When the PCE bit is set, the prescaler output is used as the timer source clock for the counter regardless of the timer operating mode. To ensure proper operation, the PCE bit should be changed only when the timer is disabled (when the TE bit is cleared). Which source clock is used for the prescaler is determined by the PS[1:0] bits of the TPLR. A timer can be clocked by a prescaler clock derived from the TIO of another timer.

9.3.4.11 Timer Overflow Flag (TOF) Bit 20

The Timer Overflow Flag (TOF) bit is set to indicate that counter overflow has occurred. This bit is cleared by writing a 1 to the TOF bit. Writing a 0 to the TOF bit has no effect. The bit is also cleared when the timer overflow interrupt is serviced.

The TOF bit is cleared by a hardware $\overline{\text{RESET}}$ signal, a software RESET instruction, the STOP instruction, or by clearing the TE bit to disable the timer.

9.3.4.12 Timer Compare Flag (TCF) Bit 21

The Timer Compare Flag (TCF) bit is set to indicate that the event count is complete. In the Timer, PWM, and Watchdog modes, the TCF bit is set when $(N - M + 1)$ events have been counted. (N is the value in the compare register and M is the TLR value.) In the Measurement modes, the TCF bit is set when the measurement has been completed.

The TCF bit is cleared by writing a 1 into the TCF bit. Writing a 0 into the TCF bit has no effect. The bit is also cleared when the timer compare interrupt is serviced.

The TCF bit is cleared by a hardware $\overline{\text{RESET}}$ signal, a software RESET instruction, the STOP instruction, or by clearing the TE bit to disable the timer.

Note: The TOF and TCF bits are cleared by writing a 1 to the specific bit. In order to assure that only the desired bit is cleared, do not use the BSET

command. The proper way to clear these bits is to write (using a MOVEP instruction) a 1 to the flag to be cleared and a 0 to the other flag.

9.3.4.13 TCSR Reserved Bits 3, 10, 14, 16-19, 22, 23

These reserved bits are read as 0 and should be written with 0 for future compatibility.

9.3.5 Timer Load Register (TLR)

The Timer Load Register (TLR) is a 24-bit write-only register. In all modes, the counter is preloaded with the TLR value after the TE bit in the TCSR is set and a first event occurs.

- In Timer modes, if the Timer Reload Mode (TRM) bit in the TCSR is set, the counter is reloaded each time after it has reached the value contained by the Timer Compare Register and the new event occurs.
- In Measurement modes, if the TRM bit in the TCSR is set and the TE bit in the TCSR is set, the counter is reloaded with the value in the TLR on each appropriate edge of the input signal.
- In PWM modes, if the TRM bit in the TCSR is set, the counter is reloaded each time after it has overflowed and the new event occurs.
- In Watchdog modes, if the TRM bit in the TCSR is set, the counter is reloaded each time after it has reached the value contained by the Timer Compare Register (TCR) and the new event occurs. In this mode, the counter is also reloaded whenever the TLR is written with a new value while the TE bit in the TCSR is set.
- In all modes, if the TRM bit in the TCSR is cleared (TRM = 0), the counter operates as a free-running counter.

9.3.6 Timer Compare Register (TCPR)

The Timer Compare Register (TCPR) is a 24-bit read/write register that contains the value to be compared to the counter value. These two values are compared every timer clock after the TE bit in the TCSR is set. When the values match, the Timer Compare Flag (TCF) bit is set and an interrupt is generated if interrupts are enabled (if the Timer Compare Interrupt Enable (TCIE) bit in the TCSR is set). The TCPR is ignored in Measurement modes.

9.3.7 Timer Count Register (TCR)

The Timer Count Register (TCR) is a 24-bit read-only register. In Timer and Watchdog modes, the counter's contents can be read at any time by reading the TCR register. In Measurement modes, the TCR is loaded with the current value of the counter on the appropriate edge of the input signal, and its value can be read to determine the width, period, or delay of the leading edge of the input signal. When the timer is in Measurement modes, the TIO signal is used for the input signal.

9.4 TIMER MODES OF OPERATION

Each timer has various operational modes that meet a variety of system requirements. These modes are:

- Timer
 - GPIO, Mode 0: Internal timer interrupt generated by the internal clock
 - Pulse, Mode 1: External timer pulse generated by the internal clock
 - Toggle, Mode 2: Output timing signal toggled by the internal clock
 - Event Counter, Mode 3: Internal timer interrupt generated by an external clock
- Measurement
 - Input Width, Mode 4: Input pulse width measurement
 - Input Pulse, Mode 5: Input signal period measurement
 - Capture, Mode 6: Capture external signal
- PWM, Mode 7: Pulse Width Modulation
- Watchdog
 - Pulse, Mode 9: Output pulse, internal clock
 - Toggle, Mode 10: Output toggle, internal clock

These modes are described in detail below. Timer modes are selected by setting the TC[3:0] bits in the TCSR. **Table 9-2** shows how the different timer modes are selected by setting the bits in the TCSR. The table also shows the TIO signal direction and the clock source for each timer mode. **Table 9-2** on page 9-10 summarizes these modes, and the following paragraphs describe these modes in detail.

Note: To ensure proper operation, the TC[3:0] bits should be changed only when the timer is disabled (when the TE bit in the TCSR is cleared).

9.4.1 Timer Modes

The following Timer modes are provided:

- Timer GPIO
- Timer Pulse
- Timer Toggle
- Event Counter

9.4.1.1 Timer GPIO (Mode 0)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO	Clock	#	KIND	NAME
0	0	0	0	GPIO	Internal	0	Timer	GPIO

In this mode, the timer generates an internal interrupt when a counter value is reached (if the timer compare interrupt is enabled).

Set the TE bit to clear the counter and enable the timer. Load the value the timer is to count into the TCPR. The counter is loaded with the TLR value when the first timer clock signal is received. The timer clock can be taken from either the DSP56302 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

When the counter equals the TCPR value, the TCF bit in TCSR is set, and a compare interrupt is generated if the TCIE bit is set. If the TRM bit in the TCSR is set, the counter is reloaded with the TLR value at the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock signal.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

Triple Timer Module

Timer Modes of Operation

The counter contents can be read at any time by reading the TCR.

9.4.1.2 Timer Pulse (Mode 1)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO	Clock	#	KIND	NAME
0	0	0	1	Output	Internal	1	Timer	Pulse

In this mode, the timer generates an external pulse on its TIO signal when the timer count reaches a pre-set value.

Set the TE bit to clear the counter and enable the timer. The value to which the timer is to count is loaded into the TCPR. The counter is loaded with the TLR value when the first timer clock signal is received. The TIO signal is loaded with the value of the INV bit. The timer clock signal can be taken from either the DSP56302 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

When the counter matches the TCPR value, the TCF bit in TCSR is set and a compare interrupt is generated if the TCIE bit is set. The polarity of the TIO signal is inverted for one timer clock period.

If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the TE bit is cleared (disabling the timer). The counter contents can be read at any time by reading TCR.

The value of the TLR sets the delay between starting the timer and the generation of the output pulse. To generate successive output pulses with a delay of X clocks between signals, the TLR value should be set to X/2 and the TRM bit should be set.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

9.4.1.3 Timer Toggle (Mode 2)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO	Clock	#	KIND	NAME
0	0	1	0	Output	Internal	0	Timer	Toggle

In this mode, the timer periodically toggles the polarity of the TIO signal.

Set the TE bit in the TCR to clear the counter and enable the timer. The value the timer is to count is loaded into the TPCR. The counter is loaded with the TLR value when the first timer clock signal is received. The TIO signal is loaded with the value of the INV bit. The timer clock signal can be taken from either the DSP56302 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

When the counter value matches the value in the TCPR, the polarity of the TIO output signal is inverted. The TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set.

If the TRM bit is set, the counter is loaded with the value of the TLR when the next timer clock is received, and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the TE bit is cleared, disabling the timer. The counter contents can be read at any time by reading the TCR.

The TLR value in the TCPR sets the delay between starting the timer and toggling the TIO signal. To generate output signals with a delay of X clock cycles between toggles, the TLR value should be set to X/2 and the TRM bit should be set.

This process is repeated until the timer is disabled (i.e., TE is cleared). If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

9.4.1.4 Timer Event Counter (Mode 3)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	TIO	Clock	#	KIND	NAME
0	0	1	1	Input	External	3	Timer	Event Counter

In this mode, the timer counts external events and issues an interrupt when a preset number of events is counted.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TPCR. The counter is loaded with the TLR value when the first timer clock signal is received. The timer clock signal can be taken from either the TIO input signal or the prescaler clock output. Each subsequent clock signal increments the counter. If an external clock is used, it must be internally synchronized to the internal clock and its frequency must be less than the DSP56302 internal operating frequency divided by 4.

The value of the INV bit in the TCSR determines whether low-to-high (0 to 1) transitions or high-to-low (1 to 0) transitions increment the counter. If the INV bit is set, high-to-low transitions increment the counter. If the INV bit is cleared, low-to-high transitions increment the counter.

When the counter matches the value contained in the TCPR, the TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set. If the TRM bit is set, the counter is loaded with the value of the TLR when the next timer clock is received, and the count is resumed. If TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the timer is disabled (i.e., TE is cleared). If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

9.4.2 Signal Measurement Modes

The following Signal Measurement modes are provided:

- Measurement Input Width

- Measurement Input Period
- Measurement Capture

9.4.2.1 Measurement Accuracy

The external signal is synchronized with the internal clock used to increment the counter. This synchronization process can cause the number of clocks measured for the selected signal value to vary from the actual signal value by plus or minus one counter clock cycle.

9.4.2.2 Measurement Input Width (Mode 4)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO	Clock
0	1	0	0	4	Input Width	Measurement	Input	Internal

In this mode, the timer counts the number of clocks that occur between opposite edges of an input signal.

Set the TE bit to clear the counter and enable the timer. Load the timer's count value into the TLR. After the first appropriate transition (as determined by the INV bit) occurs on the TIO input signal, the counter is loaded with the TLR value on the first timer clock signal received either from the DSP56302 clock divided by two (CLK/2) or from the prescaler clock input. Each subsequent clock signal increments the counter.

If the INV bit is set, the timer starts on the first high-to-low (1 to 0) signal transition on the TIO signal. If the INV bit is cleared, the timer starts on the first low-to-high (0 to 1) transition on the TIO signal.

When the first transition opposite in polarity to the INV bit setting occurs on the TIO signal, the counter stops. The TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set. The value of the counter (which measures the width of the TIO pulse) is loaded into the TCR. The TCR can be read to determine the external signal pulse width.

If the TRM bit is set, the counter is loaded with the TLR value on the first timer clock received following the next valid transition occurring on the TIO input signal and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

Triple Timer Module

Timer Modes of Operation

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

9.4.2.3 Measurement Input Period (Mode 5)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO	Clock
0	1	0	1	5	Input Period	Measurement	Input	Internal

In this mode, the timer counts the period between the reception of signal edges of the same polarity across the TIO signal.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TLR. The value of the INV bit determines whether the period is measured between consecutive low-to-high (0 to 1) transitions of TIO or between consecutive high-to-low (1 to 0) transitions of TIO. If INV is set, high-to-low signal transitions are selected. If INV is cleared, low-to-high signal transitions are selected.

After the first appropriate transition occurs on the TIO input signal, the counter is loaded with the TLR value on the first timer clock signal received from either the DSP56302 clock divided by two (CLK/2) or the prescaler clock output. Each subsequent clock signal increments the counter.

On the next signal transition of the same polarity that occurs on TIO, the TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is set. The contents of the counter are loaded into the TCR. The TCR then contains the value of the time that elapsed between the two signal transitions on the TIO signal.

After the second signal transition, if the TRM bit is set, the TE bit is set to clear the counter and enable the timer. The counter is loaded with the TLR value on the first timer clock signal. Each subsequent clock signal increments the counter.

After the second signal transition, if the TRM bit is set, the TE bit is set to clear if the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

9.4.2.4 Measurement Capture (Mode 6)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO	Clock
0	1	1	0	6	Capture	Measurement	Input	Internal

In this mode, the timer counts the number of clocks that elapse between starting the timer and receiving an external signal.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TLR. When the first timer clock signal is received, the counter is loaded with the TLR value. The timer clock signal can be taken from either the DSP56302 clock divided by two (CLK/2) or from the prescaler clock output. Each subsequent clock signal increments the counter.

At the first appropriate transition of the external clock detected on the TIO signal, the TCF bit in the TCSR is set and, if the TCIE bit is set, a compare interrupt is generated. The counter halts. The contents of the counter are loaded into the TCR. The value of the TCR represents the delay between the setting of the TE bit and the detection of the first clock edge signal on the TIO signal.

The value of the INV bit determines whether a high-to-low (1 to 0) or low-to-high (0 to 1) transition of the external clock signals the end of the timing period. If the INV bit is set, a high-to-low transition signals the end of the timing period. If INV is cleared, a low-to-high transition signals the end of the timing period.

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated.

The counter contents can be read at any time by reading the TCR.

9.4.3 Pulse Width Modulation (PWM, Mode 7)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO	Clock
0	1	1	1	7	Pulse Width Modulation	PWM	Output	Internal

In this mode, the timer generates periodic pulses of a preset width.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TPCR. When first timer clock is received from either the DSP56302 internal clock divided by two (CLK/2) or the prescaler clock output, the counter is loaded with the TLR value. Each subsequent timer clock increments the counter.

When the counter equals the value in the TCPR, the TIO output signal is toggled and the TCF bit in the TCSR is set. The contents of the counter are placed into the TCR. If the TCIE bit is set, a compare interrupt is generated. The counter continues to be incremented on each timer clock.

If counter overflow has occurred, the TIO output signal is toggled, the TOF bit in TCSR is set, and an overflow interrupt is generated if the TOIE bit is set. If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each timer clock.

This process is repeated until the timer is disabled by clearing the TE bit.

TIO signal polarity is determined by the value of the INV bit. When the counter is started by setting the TE bit, the TIO signal assumes the value of the INV bit. On each subsequent toggling of the TIO signal, the polarity of the TIO signal is reversed. For example, if the INV bit is set, the TIO signal generates the following signal: 1010. If the INV bit is cleared, the TIO signal generates the following signal: 0101.

The counter contents can be read at any time by reading the TCR.

The value of the TLR determines the output period ($\$FFFFFF - TLR + 1$). The timer counter increments the initial TLR value and toggles the TIO signal when the counter value exceeds $\$FFFFFF$.

The duty cycle of the TIO signal is determined by the value in the TCPR. When the value in the TLR is incremented to a value equal to the value in the TCPR, the TIO signal is toggled. The duty cycle is equal to $(\$FFFFFF - TCPR)$ divided by $(\$FFFFFF - TLR + 1)$. For a 50% duty cycle, the value of TCPR is equal to $(\$FFFFFF + TLR + 1) / 2$.

Note: The value in TCPR must be greater than the value in TLR.

9.4.4 Watchdog Modes

The following Watchdog Timer modes are provided:

- Watchdog Pulse
- Watchdog Toggle

9.4.4.1 Watchdog Pulse (Mode 9)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	Name	Kind	TIO	Clock
1	0	0	1	9	Pulse	Watchdog	Output	Internal

In this mode, the timer generates an external signal at a preset rate. The signal period is equal to the period of one timer clock.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TCPR. The counter is loaded with the TLR value on the first timer clock received from either the DSP56302 internal clock divided by two ($CLK/2$) or the prescaler clock output. Each subsequent timer clock increments the counter.

When the counter matches the value of the TCPR, the TCF bit in the TCSR is set and a compare interrupt is generated if the TCIE bit is also set.

If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each subsequent timer clock.

This process is repeated until the timer is disabled (i.e., TE is cleared).

If the counter overflows, the TOF bit is set, and if TOIE is set, an overflow interrupt is generated. At the same time, a pulse is output on the TIO signal with a pulse width equal to the timer clock period. The pulse polarity is determined by the value of the INV bit. If the INV bit is set, the pulse polarity is high (logical 1). If the INV bit is cleared, the pulse polarity is low (logical 0).

The counter contents can be read at any time by reading the TCR.

The counter is reloaded whenever the TLR is written with a new value while the TE bit is set.

Note: In this mode, internal logic preserves the TIO value and direction for an additional 2.5 internal clock cycles after the DSP56302 hardware reset signal is asserted. This ensures that a valid RESET signal is generated when the TIO signal is used to reset the DSP56302.

9.4.4.2 Watchdog Toggle (Mode 10)

Bit Settings				Mode Characteristics				
TC3	TC2	TC1	TC0	Mode	NAME	Kind	TIO	Clock
1	0	1	0	10	Toggle	Watchdog	Output	Internal

In this mode, the timer toggles an external signal after preset period.

Set the TE bit to clear the counter and enable the timer. The value the timer is to count is loaded into the TPCR. The counter is loaded with the TLR value on the first timer clock received from either the DSP56302 internal clock divided by two (CLK/2) or the prescaler clock output. Each subsequent timer clock increments the counter. The TIO signal is set to the value of the INV bit.

When the counter equals the value in the TCPR, the TCF bit in the TCSR is set, and a compare interrupt is generated if the TCIE bit is also set. If the TRM bit is set, the counter is loaded with the TLR value on the next timer clock and the count is resumed. If the TRM bit is cleared, the counter continues to be incremented on each subsequent timer clock

When counter overflow has occurred, the polarity of the TIO output signal is inverted, the TOF bit in the TCSR is set, and an overflow interrupt is generated if the TOIE bit is also set. The TIO polarity is determined by the INV bit.

The counter is reloaded whenever the TLR is written with a new value while the TE bit is set. This process is repeated until the timer is disabled by clearing the TE bit. The counter contents can be read at any time by reading the TCR register.

Note: In this mode, internal logic preserves the TIO value and direction for an additional 2.5 internal clock cycles after the DSP56302 hardware reset signal is asserted. This ensures that a valid reset signal is generated when the TIO signal is used to reset the DSP56302.

9.4.5 Reserved Modes

Modes 8,11,12,13,14, and 15 are reserved.

9.4.6 Special Cases

The following special cases apply during Wait and Stop state.

9.4.6.1 Timer Behavior during Wait

Timer clocks are active during the execution of the WAIT instruction and timer activity is undisturbed. If a timer interrupt is generated, the DSP56302 leaves the Wait state and services the interrupt.

9.4.6.2 Timer Behavior during Stop

During the execution of the STOP instruction, the timer clocks are disabled, timer activity is stopped, and the TIO signals are disconnected. Any external changes that happen to the TIO signals are ignored when the DSP56302 is in the Stop state. To ensure correct operation, the timers should be disabled before the DSP56302 is placed into the Stop state.

9.4.7 DMA Trigger


Each timer can also be used to trigger DMA transfers. For this to occur, a DMA channel must be programmed to be triggered by a timer event. The timer issues a DMA trigger on every event in all modes of operation. The DMA channel does not have the capability to save multiple DMA triggers generated by the timer. To ensure that all DMA triggers are serviced, the user must provide for the preceding DMA trigger to be serviced before the next trigger is received by the DMA channel.



10.1	INTRODUCTION	10-3
10.2	ONCE MODULE SIGNALS	10-3
10.4	ONCE CONTROLLER	10-4
10.5	ONCE MEMORY BREAKPOINT LOGIC	10-10
10.6	ONCE TRACE LOGIC	10-15
10.7	METHODS OF ENTERING THE DEBUG MODE	10-16
10.8	PIPELINE INFORMATION AND OGDB REGISTER	10-18
10.9	TRACE BUFFER	10-20
10.10	SERIAL PROTOCOL DESCRIPTION	10-23
10.11	TARGET SITE DEBUG SYSTEM REQUIREMENTS	10-23
10.12	EXAMPLES OF USING THE ONCE	10-24
10.13	EXAMPLES OF JTAG AND ONCE INTERACTION	10-29

10.1 INTRODUCTION

The DSP56300 core On-Chip Emulation (OnCE™) module provides a means of interacting with the DSP56300 core and its peripherals non-intrusively so that a user can examine registers, memory, or on-chip peripherals, thus facilitating hardware and software development on the DSP56300 core processor. To achieve this, special circuits and dedicated signals on the DSP56300 core are defined to avoid sacrificing any user-accessible on-chip resource. The OnCE module resources can be accessed only after executing the JTAG instruction ENABLE_ONCE (these resources are accessible even when the chip is operating in Normal mode). See **Section 11, JTAG Port**, for a description of the JTAG functionality and its relation to the OnCE. **Figure 10-1** shows the block diagram of the OnCE module.



AA0702

Figure 10-1 OnCE Module Block Diagram

10.2 OnCE MODULE SIGNALS

The OnCE module controller functionality is accessed through the JTAG port. There are no dedicated OnCE module signals for clock, data in, or data out. The JTAG signals TCK, TDI, and TDO are used to shift in and out data and instructions. See **JTAG Signals** on page 11-5 for the description of the JTAG signals. To facilitate emulation-specific functions, one additional signal, called \overline{DE} , is provided on the DSP56302.

10.3 DEBUG EVENT (\overline{DE})

The bidirectional open drain Debug Event signal (\overline{DE}) provides a fast means of entering the Debug mode of operation from an external command controller (when input), as well as a fast means of acknowledging the entering of the Debug mode of operation to an external command controller (when output). The assertion of this signal by a command controller causes the DSP56300 core to finish the current instruction being executed, save the instruction pipeline information, enter the Debug mode, and wait for commands to be entered from the TDI line. If the \overline{DE} signal is used to enter the Debug mode, then it must be deasserted after the OnCE port responds with an acknowledge and before sending the first OnCE command. The assertion of this signal by the DSP56300 core indicates that the DSP has entered the Debug mode and is waiting for commands to be entered from the TDI line. The \overline{DE} signal also facilitates multiple processor connections, as shown in **Figure 10-2**.




Figure 10-2 OnCE Module Multiprocessor Configuration

In this way, the user can stop all the devices in the system when one of the devices enters the Debug mode. The user can also stop all the devices synchronously by asserting the \overline{DE} line.

10.4 OnCE CONTROLLER

The OnCE controller contains the following blocks: OnCE Command Register (OCR), OnCE Decoder, and the status/control register. **Figure 10-3** illustrates a block diagram of the OnCE controller.





Figure 10-3 OnCE Controller Block Diagram

10.4.1 OnCE Command Register (OCR)

The OnCE Command Register (OCR) is an 8-bit shift register that receives its serial data from the TDI signal. It holds the 8-bit commands to be used as input for the OnCE Decoder. The OCR is shown in Figure 10-4.



AA0106

Figure 10-4 OnCE Command Register

10.4.1.1 Register Select (RS4–RS0) Bits 0–4

The Register Select bits define which register is source/destination for the read/write operation. See Table 10-4 for the OnCE register select encoding.

10.4.1.2 Exit Command (EX) Bit 5

If the EX bit is set, leave Debug mode and resume normal operation. The EXIT command is executed only if the GO command is issued, and the operation is write

to OPDBR or read/write to “No Register Selected”. Otherwise the EX bit is ignored. **Table 10-1** shows the definition of the EX bit.

Table 10-1 EX Bit Definition

EX	Action
0	Remain in Debug mode
1	Leave Debug mode

10.4.1.3 GO Command (GO) Bit 6

If the GO bit is set, execute the instruction that resides in the PIL register. To execute the instruction, the core leaves the Debug mode. The core returns to the Debug mode immediately after executing the instruction if the EX bit is cleared. The core goes on to normal operation if the EX bit is set. The GO command is executed only if the operation is write to OPDBR or read/write to “No Register Selected”. Otherwise the GO bit is ignored. **Table 10-2** shows the definition of the GO bit.

Table 10-2 GO Bit Definition

GO	Action
0	Inactive—no action taken
1	Execute instruction in PIL

10.4.1.4 Read/Write Command (R/W) Bit 7

The R/W bit specifies the direction of data transfer.

Table 10-3 R/W Bit Definition

R/W	Action
0	Write the data associated with the command into the register specified by RS4–RS0.
1	Read the data contained in the register specified by RS4–RS0.

Table 10-4 OnCE Register Select Encoding

RS[4:0]	Register Selected
00000	OnCE Status and Control Register (OSCR)

Table 10-4 OnCE Register Select Encoding (Continued)

RS[4:0]	Register Selected
00001	Memory Breakpoint Counter (OMBC)
00010	Breakpoint Control Register (OBCR)
00011	Reserved Address
00100	Reserved Address
00101	Memory Limit Register 0 (OMLR0)
00110	Memory Limit Register 1 (OMLR1)
00111	Reserved Address
01000	Reserved Address
01001	GDB Register (OGDBR)
01010	PDB Register (OPDBR)
01011	PIL Register (OPILR)
01100	PDB GO-TO Register (for GO TO command)
01101	Trace Counter (OTC)
01110	Reserved Address
01111	PAB Register for Fetch (OPABFR)
10000	PAB Register for Decode (OPABDR)
10001	PAB Register for Execute (OPABEX)
10010	Trace Buffer and Increment Pointer
10011	Reserved Address
101xx	Reserved Address
11xx0	Reserved Address
11x0x	Reserved Address
110xx	Reserved Address
11111	No Register Selected

10.4.2 OnCE Decoder (ODEC)

The OnCE Decoder (ODEC) supervises the entire OnCE module activity. It receives as input the 8-bit command from the OCR, a signal from JTAG Controller (indicating that 8/24 bits have been received and update of the selected data register must be performed), and a signal indicating that the core was halted. The ODEC generates all the strobes required for reading and writing the selected OnCE registers.

10.4.3 OnCE Status and Control Register (OSCR)

The OnCE Status and Control Register (OSCR) is a 24-bit register used to enable the Trace mode of operation and to indicate the cause of entering the Debug mode. The control bits are read/write while the status bits are read-only. The OSCR bits are cleared on hardware reset. The OSCR is shown in Figure 10-5.




Figure 10-5 OnCE Status and Control Register (OSCR)

10.4.3.1 Trace Mode Enable (TME) Bit 0

The Trace Mode Enable (TME) control bit, when set, enables the Trace mode of operation.

10.4.3.2 Interrupt Mode Enable (IME) Bit 1

The Interrupt Mode Enable (IME) control bit, when set, causes the chip to execute a vectored interrupt to the address VBA:\$06 instead of entering the Debug mode.

10.4.3.3 Software Debug Occurrence (SWO) Bit 2

The Software Debug Occurrence (SWO) bit is a read-only status bit that is set when the Debug mode of operation is entered because of the execution of the DEBUG or DEBUGcc instruction with condition true. This bit is cleared when leaving the Debug mode.

10.4.3.4 Memory Breakpoint Occurrence (MBO) Bit 3

The Memory Breakpoint Occurrence (MBO) bit is a read-only status bit that is set when the Debug mode of operation is entered because a memory breakpoint has been encountered. This bit is cleared when leaving the Debug mode.

10.4.3.5 Trace Occurrence (TO) Bit 4

The Trace Occurrence (TO) bit is a read-only status bit that is set when the Debug mode of operation is entered when the Trace Counter is zero while Trace mode is enabled. This bit is cleared when leaving the Debug mode.

10.4.3.6 Reserved OCSR Bit 5

Bit 5 is reserved for future use. It is read as 0 and should be written with 0 for future compatibility.

10.4.3.7 Core Status (OS0, OS1) Bits 6-7

The Core Status (OS0, OS1) bits are read-only status bits that provide core status information. By examining the status bits, the user can determine whether the chip has entered the Debug mode. Examining SWO, MBO, and TO identifies the cause of entering the Debug mode. The user can also examine these bits and determine the cause why the chip has not entered the Debug mode after debug event assertion (\overline{DE}) or as a result of the execution of the JTAG Debug Request instruction (core waiting for the bus, STOP or WAIT instruction, etc.). These bits are also reflected in the JTAG instruction shift register, which allows the polling of the core status information at the JTAG level. This is useful when the DSP56300 core executes the STOP instruction (and therefore there are no clocks) to allow the reading of OSCR. See **Table 10-5** for the definition of the OS0–OS1 bits.

Table 10-5 Core Status Bits Description

OS1	OS0	Description
0	0	DSP56300 core is executing instructions
0	1	DSP56300 core is in Wait or Stop
1	0	DSP56300 core is waiting for bus
1	1	DSP56300 core is in Debug mode


10.4.3.8 Reserved Bits 8-23

Bits 8–23 are reserved for future use. They are read as 0 and should be written with 0 for future compatibility.

10.5 OnCE MEMORY BREAKPOINT LOGIC

Memory breakpoints can be set on program memory or data memory locations. In addition, the breakpoint does not have to be in a specific memory address, but within an approximate address range of where the program may be executing. This significantly increases the programmer's ability to monitor what the program is doing in real-time.

The breakpoint logic, described in **Figure 10-6**, contains a latch for the addresses, which are registers that store the upper and lower address limit, address comparators, and a breakpoint counter.



AA0706

Figure 10-6 OnCE Memory Breakpoint Logic 0

Address comparators are useful in determining where a program may be getting lost or when data is being written where it should not be written. They are also useful in halting a program at a specific point to examine/change registers or memory. Using address comparators to set breakpoints enables the user to set breakpoints in RAM or

ROM and while in any operating mode. Memory accesses are monitored according to the contents of the OBCR as specified in **OnCE Breakpoint Control Register (OBCR)** on page 10-12.

10.5.1 OnCE Memory Address Latch (OMAL)

The OnCE Memory Address Latch (OMAL) is a 16-bit register that latches the PAB, XAB or YAB on every instruction cycle according to the MBS1–MBS0 bits in OBCR.

10.5.2 OnCE Memory Limit Register 0 (OMLR0)

The OnCE Memory Limit Register 0 (OMLR0) is a 16-bit register that stores the memory breakpoint limit. OMLR0 can be read or written through the JTAG port. Before enabling breakpoints, OMLR0 must be loaded by the external command controller.

10.5.3 OnCE Memory Address Comparator 0 (OMAC0)

The OnCE Memory Address Comparator 0 (OMAC0) compares the current memory address (stored in OMAL0) with the OMLR0 contents.

10.5.4 OnCE Memory Limit Register 1 (OMLR1)

The OnCE Memory Limit Register 1 (OMLR1) is a 16-bit register that stores the memory breakpoint limit. OMLR1 can be read or written through JTAG port. Before enabling breakpoints, OMLR1 must be loaded by the external command controller.

10.5.5 OnCE Memory Address Comparator 1 (OMAC1)

The OnCE Memory Address Comparator 1 (OMAC1) compares the current memory address (stored in OMAL0) with the OMLR1 contents.

10.5.6 OnCE Breakpoint Control Register (OBCR)

The OnCE Breakpoint Control Register (OBCR) is a 16-bit register used to define the memory breakpoint events. OBCR can be read or written through the JTAG port. All the bits of the OBCR are cleared on hardware reset. The OBCR is described in **Figure 10-7**.




Figure 10-7 OnCE Breakpoint Control Register (OBCR)

10.5.6.1 Memory Breakpoint Select (MBS0–MBS1) Bits 0–1

The Memory Breakpoint Select bits (MBS0–MBS1) enable memory breakpoints 0 and 1, allowing them to occur when a memory access is performed on P, X, or Y space. See **Table 10-6** for the definition of the MBS0–MBS1 bits.

Table 10-6 Memory Breakpoint 0 and 1 Select Table

MBS1	MBS0	Description
0	0	Reserved
0	1	Breakpoint on P access
1	0	Breakpoint on X access
1	1	Breakpoint on Y access

10.5.6.2 Breakpoint 0 Read/Write Select (RW00–RW01) Bits 2–3

The Breakpoint 0 Read/Write Select bits (RW00–RW01) define the memory breakpoints 0 to occur when a memory address accesses is performed for read, write or both. See **Table 10-7** for the definition of the RW00–RW01 bits.

Table 10-7 Breakpoint 0 Read/Write Select Table

RW01	RW00	Description
0	0	Breakpoint disabled
0	1	Breakpoint on write access
1	0	Breakpoint on read access
1	1	Breakpoint on read or write access

10.5.6.3 Breakpoint 0 Condition Code Select (CC00–CC01) Bits 4–5

The Breakpoint 0 Condition Code Select bits (CC00–CC01) define the condition of the comparison between the current Memory Address (OMAL0) and the Memory Limit Register 0 (OMLR0). See **Table 10-8** for the definition of the CC00–CC01 bits.

Table 10-8 Breakpoint 0 Condition Select Table

CC01	CC00	Description
0	0	Breakpoint on not equal
0	1	Breakpoint on equal
1	0	Breakpoint on less than
1	1	Breakpoint on greater than

10.5.6.4 Breakpoint 1 Read/Write Select (RW10–RW11) Bits 6–7

The Breakpoint 1 Read/Write Select (RW10–RW11) bits control define memory breakpoint 1 to occur when a memory address accesses is performed for read, write or both. See **Table 10-9** for the definition of the RW10–RW11 bits.

Table 10-9 Breakpoint 1 Read/Write Select Table

RW11	RW10	Description
0	0	Breakpoint disabled
0	1	Breakpoint on write access
1	0	Breakpoint on read access
1	1	Breakpoint read or write access

10.5.6.5 Breakpoint 1 Condition Code Select (CC10–CC11) Bits 8–9

The Breakpoint 1 Condition Code Select bits (CC10–CC11) define the condition of the comparison between the current memory address (OMAL0) and the OnCE Memory Limit Register 1 (OMLR1). See **Table 10-10** for the definition of the CC10–CC11 bits.

Table 10-10 Breakpoint 1 Condition Select Table

CC11	CC10	Description
0	0	Breakpoint on not equal
0	1	Breakpoint on equal
1	0	Breakpoint on less than
1	1	Breakpoint on greater than

10.5.6.6 Breakpoint 0 and 1 Event Select (BT0–BT1) Bits 10–11

The Breakpoint 0 and 1 Event Select bits (BT0–BT1) define the sequence between breakpoint 0 and 1. If the condition defined by BT0–BT1 is met, then the Breakpoint Counter (OMBC) is decremented. See **Table 10-11** for the definition of the BT0–BT1 bits.

Table 10-11 Breakpoint 0 and 1 Event Select Table

BT1	BT0	Description
0	0	Breakpoint 0 and Breakpoint 1
0	1	Breakpoint 0 or Breakpoint 1
1	0	Breakpoint 1 after Breakpoint 0
1	1	Breakpoint 0 after Breakpoint 1

10.5.6.7 OnCE Memory Breakpoint Counter (OMBC)

The OnCE Memory Breakpoint Counter (OMBC) is a 16-bit counter that is loaded with a value equal to the number of times minus one that a memory access event should occur before a memory breakpoint is declared. The memory access event is specified by the OBCR and by the memory limit registers. On each occurrence of the memory access event, the breakpoint counter is decremented. When the counter reaches 0 and a new occurrence takes place, the chip enters the Debug mode. The OMBC can be read or written through the JTAG port. Every time that the limit register is changed, or a different breakpoint event is selected in the OBCR, the breakpoint counter must be written afterwards. This ensures that the OnCE

breakpoint logic is reset and that no previous events can affect the new breakpoint event selected. The breakpoint counter is cleared by hardware reset.

10.5.6.8 Reserved Bits 12-15

Bits 12–15 are reserved for future use. They are read as 0 and should be written with 0 for future compatibility.

10.6 OnCE TRACE LOGIC

Using the OnCE Trace Logic, execution of instructions in single or multiple steps is possible. The OnCE Trace Logic causes the chip to enter the Debug mode of operation after the execution of one or more instructions and wait for OnCE commands from the debug serial port. The OnCE Trace Logic block diagram is shown in **Figure 10-8**.




Figure 10-8 OnCE Trace Logic Block Diagram

The Trace mode has a counter associated with it so that more than one instruction can be executed before returning back to the Debug mode of operation. The objective of the counter is to allow the user to take multiple instruction steps real-time before entering the Debug mode. This feature helps the software developer debug sections of code that do not have a normal flow or are getting hung up in infinite loops. The Trace Counter also enables the user to count the number of instructions executed in a code segment.

Methods of Entering the Debug Mode

To enable the Trace mode of operation, the counter is loaded with a value, the program counter is set to the start location of the instruction(s) to be executed real-time, the TME bit is set in the OSCR, and the DSP56300 core exits the Debug mode by executing the appropriate command issued by the external command controller.

Upon exiting the Debug mode, the counter is decremented after each execution of an instruction. Interrupts are serviceable and all instructions executed, including fast interrupt services and the execution of each repeated instruction, cause the Trace Counter to be decremented. Upon decrementing to 0, the DSP56300 core re-enters the Debug mode, the Trace Occurrence bit (TO) in the OSCR register is set, the core Status bits OS[1:0] are set to 11, and the \overline{DE} signal is asserted to indicate that the DSP56300 core has entered Debug mode and is requesting service.

The OnCE Trace Counter (OTC) is a 16-bit counter that can be read or written through the JTAG port. If N instructions are to be executed before entering the Debug mode, the Trace Counter should be loaded with N - 1. The Trace Counter is cleared by hardware reset.

10.7 METHODS OF ENTERING THE DEBUG MODE

Entering the Debug mode is acknowledged by the chip by setting the Core Status bits OS1 and OS0 and asserting the \overline{DE} line. This informs the external command controller that the chip has entered the Debug mode and is waiting for commands. The DSP56300 core can disable the OnCE module if the ROM Security option is implemented. If the ROM Security is implemented, the OnCE module remains inactive until a write operation to the OGDBR is executed by the DSP56300 core.

10.7.1 External Debug Request During RESET Assertion

Holding the \overline{DE} line asserted during the assertion of \overline{RESET} causes the chip to enter the Debug mode. After receiving the acknowledge, the external command controller must negate the \overline{DE} line before sending the first command.

Note: In this case, the chip does not execute any instruction before entering the Debug mode.

10.7.2 External Debug Request During Normal Activity

Holding the \overline{DE} line asserted during normal chip activity causes the chip to finish the execution of the current instruction and then enter the Debug mode. After receiving the acknowledge, the external command controller must negate the \overline{DE} line before sending the first command. This process is the same for any newly fetched instruction, including instructions fetched by the interrupt processing or instructions that will be aborted by the interrupt processing.

Note: In this case the chip completes the execution of the current instruction and stops after the newly fetched instruction enters the instruction latch.

10.7.3 Executing the JTAG DEBUG_REQUEST Instruction

Executing the JTAG instruction DEBUG_REQUEST asserts an internal debug request signal. Consequently, the chip finishes the execution of the current instruction and stops after the newly fetched instruction enters the instruction latch. After entering the Debug mode, the Core Status bits OS1 and OS0 are set and the \overline{DE} line is asserted, thus acknowledging the external command controller that the Debug mode of operation has been entered.

10.7.4 External Debug Request During Stop

Executing the JTAG instruction DEBUG_REQUEST (or asserting \overline{DE}) while the chip is in the Stop state (i. e., has executed a STOP instruction) causes the chip to exit the Stop state and enter the Debug mode. After receiving the acknowledge, the external command controller must negate \overline{DE} before sending the first command.

Note: In this case, the chip completes the execution of the STOP instruction and halts after the next instruction enters the instruction latch.

10.7.5 External Debug Request During Wait

Executing the JTAG instruction DEBUG_REQUEST (or asserting \overline{DE}) while the chip is in the Wait state (i. e., has executed a WAIT instruction) causes the chip to exit the Wait state and enter the Debug mode. After receiving the acknowledge, the external command controller must negate \overline{DE} before sending the first command.

Note: In this case, the chip completes the execution of the WAIT instruction and halts after the next instruction enters the instruction latch.

10.7.6 Software Request During Normal Activity

Upon executing the DSP56300 core instruction DEBUG (or DEBUGcc when the specified condition is true), the chip enters the Debug mode after the instruction following the DEBUG instruction has entered the instruction latch.

10.7.7 Enabling Trace Mode


When the Trace mode mechanism is enabled and the Trace Counter is greater than zero, the Trace Counter is decremented after each instruction execution. Execution of an instruction when the value in the Trace Counter is 0 causes the chip to enter the Debug mode after completing the execution of the instruction. Only instructions actually executed cause the Trace Counter to decrement. An aborted instruction does not decrement the Trace Counter and does not cause the chip to enter the Debug mode.

10.7.8 Enabling Memory Breakpoints

When the memory breakpoint mechanism is enabled with a Breakpoint Counter value of 0, the chip enters the Debug mode after completing the execution of the instruction that caused the memory breakpoint to occur. In case of breakpoints on executed Program memory fetches, the breakpoint is acknowledged immediately after the execution of the fetched instruction. In case of breakpoints on accesses to X, Y or Program memory spaces by MOVE instructions, the breakpoint is acknowledged after the completion of the instruction following the instruction that accessed the specified address.

10.8 PIPELINE INFORMATION AND OGDB REGISTER

To restore the pipeline and to resume normal chip activity upon returning from the Debug mode, a number of on-chip registers store the chip pipeline status. **Figure 10-9** shows the block diagram of the Pipeline Information Registers, with the exception of the PAB registers, which are shown in **Figure 10-10** on page 10-22.



AA0709

Figure 10-9 OnCE Pipeline Information and GDB Registers

10.8.1 OnCE PDB Register (OPDBR)

The OnCE Program Data Bus Register (OPDBR) is a 24-bit latch that stores the value of the Program Data Bus generated by the last program memory access of the core before the Debug mode is entered. The OPDBR register can be read or written through the JTAG port. This register is affected by the operations performed during the Debug mode and must be restored by the external command controller when returning to Normal mode.

10.8.2 OnCE PIL Register (OPILR)

The OnCE PIL Register (OPILR) is a 24-bit latch that stores the value of the Instruction Latch before the Debug mode is entered. OPILR can only be read through the JTAG port.

Note: Since the Instruction Latch is affected by the operations performed during the Debug mode, it must be restored by the external command controller when returning to Normal mode. Since there is no direct write access to the Instruction Latch, the task of restoring is accomplished by writing to OPDBR with no-GO and no-EX. In this case the data written on PDB is transferred into the Instruction Latch.

10.8.3 OnCE GDB Register (OGDBR)

The OnCE GDB Register (OGDBR) is a 16-bit latch that can only be read through the JTAG port. The OGDBR is not actually required for restoring the pipeline status, but is required as a means of passing information between the chip and the external command controller. The OGDBR is mapped on the X internal I/O space at address \$FFF0. Whenever the external command controller needs the contents of a register or memory location, it forces the chip to execute an instruction that brings that information to the OGDBR. Then the contents of the OGDBR are delivered serially to the external command controller by the command `READ GDB REGISTER`.

10.9 TRACE BUFFER

To ease debugging activity and keep track of program flow, the DSP56300 core provides a number of on-chip dedicated resources. There are three read-only PAB registers that give pipeline information when the Debug mode is entered, and a Trace buffer that stores the address of the last instruction that was executed, as well as the addresses of the last twelve change of flow instructions.

10.9.1 OnCE PAB Register for Fetch (OPABFR)

The OnCE PAB Register for Fetch Register (OPABFR) is a 16-bit register that stores the address of the last instruction whose fetch was started before the Debug mode was entered. The OPABFR can only be read through the JTAG port. This register is not affected by the operations performed during the Debug mode.

10.9.2 PAB Register for Decode (OPABDR)

The OnCE PAB Register for Decode Register (OPABDR) is a 16-bit register that stores the address of the instruction currently on the PDB. This is the instruction whose fetch was completed before the chip has entered the Debug mode. The OPABDR can only be read through the JTAG port. This register is not affected by the operations performed during the Debug mode.

10.9.3 OnCE PAB Register for Execute (OPABEX)

The OnCE PAB Register for Execute (OPABEX) is a 16-bit register that stores the address of the instruction currently in the Instruction Latch. This is the instruction that would have been decoded and executed if the chip would not have entered the Debug mode. The OPABEX register can only be read through the JTAG port. This register is not affected by the operations performed during the Debug mode.

10.9.4 Trace Buffer

The Trace buffer stores the addresses of the last twelve change of flow instructions that were executed, as well as the address of the last executed instruction. The Trace buffer is implemented as a circular buffer containing twelve 17-bit registers and one 4-bit counter. All the registers have the same address, but any read access to the Trace buffer address causes the counter to increment, thus pointing to the next Trace buffer register. The registers are serially available to the external command controller through their common Trace buffer address. **Figure 10-10** on page 10-22 shows the block diagram of the Trace buffer. The Trace buffer is not affected by the operations performed during the Debug mode except for the Trace buffer pointer increment when reading the Trace buffer. When entering the Debug mode, the Trace buffer counter is pointing to the Trace buffer register containing the address of the last executed instructions. The first Trace buffer read obtains the oldest address and the following Trace buffer reads get the other addresses from the oldest to the newest, in order of execution.

- Notes:**
1. To ensure Trace buffer coherence, a complete set of twelve reads of the Trace buffer must be performed. This is necessary due to the fact that each read increments the Trace buffer pointer, thus pointing to the next location. After twelve reads, the pointer indicates the same location as before starting the read procedure.
 2. On any change of flow instruction, the Trace buffer stores both the address of the change of flow instruction, as well as the address of the target of the change of flow instruction. In the case of conditional change of flows, the address of the change of flow instruction is always stored (regardless of the fact that the change of flow is true or false), but if the conditional change of flow is false (i.e., not taken) the address of the target is not stored. In order to facilitate the program trace reconstruction, every Trace buffer location has an additional 'invalid bit' (the 25th bit). If a conditional change of flow instruction has a 'condition false', the invalid bit is set, thus marking this instruction as

not taken. Therefore, it is imperative to read seventeen bits of data when reading the twelve Trace buffer registers. Since data is read LSB first, the invalid bit is the first bit to be read.




Figure 10-10 OnCE Trace Buffer

10.10 SERIAL PROTOCOL DESCRIPTION

To permit an efficient means of communication between the external command controller and the DSP56300 core chip, the following protocol is adopted. Before starting any debugging activity, the external command controller has to wait for an acknowledge on the \overline{DE} line indicating that the chip has entered the Debug mode (optionally the external command controller can poll the OS1 and OS0 bits in the JTAG instruction shift register). The external command controller communicates with the chip by sending 8-bit commands that can be accompanied by 24 bits of data. Both commands and data are sent or received LSB first. After sending a command, the external command controller should wait for the DSP56300 core chip to acknowledge execution of the command. The external command controller can send a new command only after the chip has acknowledged execution of the previous command.

The OnCE commands are classified as follows:

- Read commands (when the chip delivers the required data)
- Write commands (when the chip receives data and writes the data in one of the OnCE registers)
- Commands that do not have data transfers associated with them

The commands are 8 bits long and have the format shown in **Figure 10-4** on page 10-5.

10.11 TARGET SITE DEBUG SYSTEM REQUIREMENTS

A typical debug environment consists of a target system where the DSP56300 core-based device resides in the user defined hardware. The JTAG port interfaces to the external command controller over a 8-wire link consisting of the five JTAG port wires, one OnCE module wire, a ground, and a reset wire. The reset wire is optional and is only used to reset the DSP56300 core-based device and its associated circuitry.

The external command controller acts as the medium between the DSP56300 core target system and a host computer. The external command controller circuit acts as a JTAG port driver and host computer command interpreter. The controller issues commands based on the host computer inputs from a user interface program that communicates with the user.

10.12 EXAMPLES OF USING THE OnCE

Following are some examples of debugging procedures. All these examples assume that the DSP is the only device in the JTAG chain. If there is more than one device in the chain (additional DSPs or other devices), the other devices can be forced to execute the JTAG BYPASS instruction such as their effect in the serial stream will be one bit per additional device. The events such as select-DR, select-IR, update-DR, and shift-DR refer to bringing the JTAG TAP in the corresponding state. Please refer to **Section 11 (JTAG)**, for a detailed description of the JTAG protocol.

10.12.1 Checking Whether the Chip has Entered the Debug Mode

There are two methods to verify that the chip has entered the Debug mode:

1. Every time the chip enters the Debug mode, a pulse is generated on the \overline{DE} signal. A pulse is also generated every time the chip acknowledges the execution of an instruction while in Debug mode. An external command controller can connect the \overline{DE} line to an interrupt signal in order to sense the acknowledge.
2. An external command controller can poll the JTAG instruction shift register for the status bits OS[1:0]. When the chip is in Debug mode, these bits are set to the value 11.

Note: In the following paragraphs, the ACK notation denotes the operation performed by the command controller to check whether the Debug mode has been entered (either by sensing \overline{DE} or by polling JTAG instruction shift register).

10.12.2 Polling the JTAG instruction shift register

In order to poll the core status bits in the JTAG Instruction Shift register the following sequence must be performed:

1. Select shift-IR. Passing through capture-IR loads the core status bits into the instruction shift register.
2. Shift in ENABLE_ONCE. While shifting-in the new instruction the captured status information is shifted-out. Pass through update-IR.
3. Return to Run-Test/Idle.

The external command controller can analyze the information shifted out and detect whether the chip has entered the Debug mode.

10.12.3 Saving Pipeline Information

The debugging activity is accomplished by means of DSP56300 core instructions supplied from the external command controller. Therefore, the current state of the DSP56300 core pipeline must be saved prior to starting the debug activity and of course the state must be restored prior to returning to the Normal mode of operation. Following is the description of the saving procedure (assume that `ENABLE_ONCE` has been executed and Debug mode has been entered and verified, as described in **Checking Whether the Chip has Entered the Debug Mode** on page 10-24):

1. Select shift-DR. Shift in the “Read PDB”. Pass through update-DR.
2. Select shift-DR. Shift out the 24 bit OPDB register. Pass through update-DR.
3. Select shift-DR. Shift in the “Read PIL”. Pass through update-DR.
4. Select shift-DR. Shift out the 24 bit OPILR register. Pass through update-DR.

Note that there is no need to verify acknowledge between steps 1 and 2, as well as 3 and 4, because completion is guaranteed by design.

10.12.4 Reading the Trace Buffer

An optional step during debugging activity is reading the information associated with the Trace buffer in order to enable an external program to reconstruct the full trace of the executed program. Following is the description of the read Trace buffer procedure (assume that all actions described in **Saving Pipeline Information** have been executed):

1. Select shift-DR. Shift in the “Read PABFR”. Pass through update-DR.
2. Select shift-DR. Shift out the 16 bit OPABFR register. Pass through update-DR.
3. Select shift-DR. Shift in the “Read PABDR”. Pass through update-DR.
4. Select shift-DR. Shift out the 16 bit OPABDR register. Pass through update-DR.
5. Select shift-DR. Shift in the “Read PABEX”. Pass through update-DR.
6. Select shift-DR. Shift out the 16 bit OPABEX register. Pass through update-DR.

7. Select shift-DR. Shift in the “Read FIFO”. Pass through update-DR.
8. Select shift-DR. Shift out the 17 bit FIFO register. Pass through update-DR.
9. Repeat steps 7 and 8 for the entire FIFO (12 times).

Note: The user must read the entire FIFO, since each read increments the FIFO pointer, thus pointing to the next FIFO location. At the end of this procedure, the FIFO pointer points back to the beginning of the FIFO.

The information that has been read by the external command controller now contains the address of the newly fetched instruction, the address of the instruction currently on the PDB, the address of the instruction currently on the instruction latch, as well as the addresses of the last twelve instructions that have been executed and are change of flow. A user program can now reconstruct the flow of a full trace based on this information and on the original source code of the currently running program.

10.12.5 Displaying a Specified Register

The DSP56300 must be in Debug mode and all actions described in **Saving Pipeline Information** on page 10-25 have been executed. The sequence of actions is:

1. Select shift-DR. Shift in the “Write PDB with GO no-EX”. Pass through update-DR.
2. Select shift-DR. Shift in the 24-bit opcode: “MOVE reg, X:OGDB”. Pass through update-DR to actually write OPDBR and thus begin executing the MOVE instruction.
3. Wait for DSP to reenter Debug mode (wait for \overline{DE} or poll core status).
4. Select shift-DR and shift in “READ GDB REGISTER”. Pass through update-DR (this selects OGDBR as the data register for read).
5. Select shift-DR. Shift out the OGDBR contents. Pass through update-DR. Wait for next command.

10.12.6 Displaying X Memory Area Starting at Address \$xxxx

The DSP56300 must be in Debug mode and all actions described in **Saving Pipeline Information** on page 10-25 have been executed. Since R0 is used as pointer for the memory, R0 is saved first. The sequence of actions is:

1. Select shift-DR. Shift in the “Write PDB with GO no-EX”. Pass through update-DR.
2. Select shift-DR. Shift in the 24-bit opcode: “MOVE R0, X:OGDB”. Pass through update-DR to actually write OPDBR and thus begin executing the MOVE instruction.
3. Wait for DSP to reenter Debug mode (wait for \overline{DE} or poll core status).
4. Select shift-DR and shift in “READ GDB REGISTER”. Pass through update-DR (this selects OGDBR as the data register for read).
5. Select shift-DR. Shift out the OGDBR contents. Pass through update-DR. R0 is now saved.
6. Select shift-DR. Shift in the “Write PDB with no-GO no-EX”. Pass through update-DR.
7. Select shift-DR. Shift in the 24 bit opcode: “MOVE # $\$xxxx$,R0”. Pass through update-DR to actually write OPDBR.
8. Select shift-DR. Shift in the “Write PDB with GO no-EX”. Pass through update-DR.
9. Select shift-DR. Shift in the second word of the 24 bit opcode: “MOVE # $\$xxxx$,R0” (the $\$xxxx$ field). Pass through update-DR to actually write OPDBR and execute the instruction. R0 is loaded with the base address of the memory block to be read.
10. Wait for DSP to reenter Debug mode (wait for \overline{DE} or poll core status).
11. Select shift-DR. Shift in the “Write PDB with GO no-EX”. Pass through update-DR.
12. Select shift-DR. Shift in the 24-bit opcode: “MOVE X:(R0)+, X:OGDB”. Pass through update-DR to actually write OPDBR and thus begin executing the MOVE instruction.
13. Wait for DSP to reenter Debug mode (wait for \overline{DE} or poll core status).
14. Select shift-DR and shift in “READ GDB REGISTER”. Pass through update-DR (this selects OGDBR as the data register for read).
15. Select shift-DR. Shift out the OGDBR contents. Pass through update-DR. The memory contents of address $\$xxxx$ has been read.
16. Select shift-DR. Shift in the “NO SELECT with GO no-EX”. Pass through update-DR. This re-executes the same “MOVE X:(R0)+, X:OGDB” instruction.
17. Repeat from step 14 to complete the reading of the entire block. When finished, restore the original value of R0.

10.12.7 Returning from Debug Mode to Normal Mode to Current Program

In this case, the user has finished examining the current state of the machine, changed some of the registers, and wishes to return and continue execution of its program from the point where it stopped. Therefore, the user must restore the pipeline of the machine and enable normal instruction execution. The sequence of actions is:

1. Select shift-DR. Shift in the “Write PDB with no-GO no-EX”. Pass through update-DR.
2. Select shift-DR. Shift in the 24 bits of saved PIL (instruction latch value). Pass through update-DR to actually write the Instruction Latch.
3. Select shift-DR. Shift in the “Write PDB with GO and EX”. Pass through update-DR.
4. Select shift-DR. Shift in the 24 bits of saved PDB. Pass through update-DR to actually write the PDB. At the same time the internally saved value of the PAB is driven back from the PABFR register onto the PAB, the ODEC releases the chip from Debug mode and the normal flow of execution is continued.

10.12.8 Returning from Debug Mode to Normal Mode to a New Program

In this case, the user has finished examining the current state of the machine, changed some of the registers, and wishes to start the execution of a new program (the GOTO command). Therefore, the user must force a “change of flow” to the starting address of the new program (\$xxxx). The sequence of actions is:

1. Select shift-DR. Shift in the “Write PDB with no-GO no-EX”. Pass through update-DR.
1. Select shift-DR. Shift in the 24-bit “\$0AF080” which is the opcode of the JUMP instruction. Pass through update-DR to actually write the Instruction Latch.
2. Select shift-DR. Shift in the “Write PDB-GO-TO with GO and EX”. Pass through update-DR.
3. Select shift-DR. Shift in the 16 bit of “\$xxxx”. Pass through update-DR to actually write the PDB. At this time the ODEC releases the chip from Debug mode and the execution is started from the address \$xxxx.

Note: If the entering of the Debug mode happened during a DO LOOP, REP instruction, or other special cases such as interrupt processing, STOP, WAIT, or conditional branching, it is mandatory that the user first resets the DSP56300 and only afterwards proceeds with the execution of the new program.

10.13 EXAMPLES OF JTAG AND OnCE INTERACTION

This subsection lists the details of the JTAG port/OnCE module interaction and TMS sequencing required in order to achieve the communication described in **Examples of Using the OnCE** on page 10-24.

The external command controller can force the DSP56300 into Debug mode by executing the JTAG instruction DEBUG_REQUEST. In order to check that the DSP56300 has entered the Debug mode, the external command controller must poll the status by reading the OS[1:0] bits in the JTAG instruction shift register. The TMS sequencing is depicted in **Table 10-12**.

The sequencing of enabling the OnCE module is described in **Table 10-13** on page 10-30.

After executing the JTAG instructions DEBUG_REQUEST and ENABLE_ONCE and after the core status was polled to verify that the chip is in Debug mode, the pipeline saving procedure must take place. The TMS sequencing for this procedure is depicted in **Table 10-12**.

Table 10-12 TMS Sequencing for DEBUG_REQUEST

Step	TMS	JTAG Port	OnCE Module	Note
a	0	Run-Test/Idle	Idle	
b	1	Select-DR-Scan	Idle	
c	1	Select-IR-Scan	Idle	
d	0	Capture-IR	Idle	The status is sampled in the shifter.
e	0	Shift-IR	Idle	The four bits of the JTAG DEBUG_REQUEST (0111) are shifted in while status is shifted out.
			
e	0	Shift-IR	Idle	

Table 10-12 TMS Sequencing for DEBUG_REQUEST (Continued)

Step	TMS	JTAG Port	OnCE Module	Note
f	1	Exit1-IR	Idle	
g	1	Update-IR	Idle	The debug request is generated.
h	1	Select-DR-Scan	Idle	
i	1	Select-IR-Scan	Idle	
j	0	Capture-IR	Idle	The status is sampled in the shifter.
k	0	Shift-IR	Idle	The four bits of the JTAG DEBUG_REQUEST (0111) are shifted in while status is shifted out
.....				
k	0	Shift-IR	Idle	
l	1	Exit1-IR	Idle	
m	1	Update-IR	Idle	
n	0	Run-Test/Idle	Idle	This step is repeated, enabling an external command controller to poll the status.
.....				
n	0	Run-Test/Idle	Idle	

In “step n” the external command controller verifies that the OS[1:0] bits have the value 11, indicating that the chip has entered the Debug mode. If the chip has not yet entered the Debug mode, the external command controller goes to “step b”, “step c” etc. until the Debug mode is acknowledged.

Table 10-13 TMS Sequencing for ENABLE_ONCE

Step	TMS	JTAG Port	OnCE Module	Note
a	1	Test-Logic-Reset	Idle	
b	0	Run-Test/Idle	Idle	
c	1	Select-DR-Scan	Idle	
d	1	Select-IR-Scan	Idle	
e	0	Capture-IR	Idle	The core status bits are captured.

Table 10-13 TMS Sequencing for ENABLE_ONCE

Step	TMS	JTAG Port	OnCE Module	Note
f	0	Shift-IR	Idle	The four bits of the JTAG ENABLE_ONCE instruction (0110) are shifted into the JTAG instruction register while status is shifted out.
g	0	Shift-IR	Idle	
h	0	Shift-IR	Idle	
i	0	Shift-IR	Idle	
j	1	Exit1-IR	Idle	
k	1	Update-IR	Idle	The OnCE module is enabled.
l	0	Run-Test/Idle	Idle	This step can be repeated, enabling an external command controller to poll the status.
.....				
l	0	Run-Test/Idle	Idle	

Table 10-14 TMS Sequencing for Reading Pipeline Registers

Step	TMS	JTAG Port	OnCE Module	Note
a	0	Run-Test/Idle	Idle	
b	1	Select-DR-Scan	Idle	
c	0	Capture-DR	Idle	
d	0	Shift-DR	Idle	The eight bits of the OnCE command “Read PIL” (10001011) are shifted in.
.....				
d	0	Shift-DR	Idle	
e	1	Exit1-DR	Idle	
f	1	Update-DR	Execute “Read PIL”	The PIL value is loaded in the shifter.
g	1	Select-DR-Scan	Idle	
h	0	Capture-DR	Idle	
i	0	Shift-DR	Idle	The 24 bits of the PIL are shifted out (24 steps).
.....				
i	0	Shift-DR	Idle	

Table 10-14 TMS Sequencing for Reading Pipeline Registers (Continued)


Step	TMS	JTAG Port	OnCE Module	Note
j	1	Exit1-DR	Idle	
k	1	Update-DR	Idle	
l	1	Select-DR-Scan	Idle	
m	0	Capture-DR	Idle	
n	0	Shift-DR	Idle	The eight bits of the OnCE command "Read PDB" (10001010) are shifted in.
.....				
n	0	Shift-DR	Idle	
o	1	Exit1-DR	Idle	
p	1	Update-DR	Execute "Read PDB"	PDB value is loaded in shifter
q	1	Select-DR-Scan	Idle	
r	0	Capture-DR	Idle	
s	0	Shift-DR	Idle	The 24 bits of the PDB are shifted out (24 steps).
.....				
s	0	Shift-DR	Idle	
t	1	Exit1-DR	Idle	
u	1	Update-DR	Idle	
v	0	Run-Test/Idle	Idle	This step can be repeated, enabling an external command controller to analyze the information.
.....				
v	0	Run-Test/Idle	Idle	

During "step v" the external command controller stores the pipeline information and afterwards it can proceed with the debug activities as requested by the user.



SECTION 11

JTAG PORT



11.1	INTRODUCTION	11-3
11.2	JTAG SIGNALS	11-5
11.3	TAP CONTROLLER	11-6
11.4	DSP56300 RESTRICTIONS	11-12

11.1 INTRODUCTION

The DSP56300 core provides a dedicated user-accessible Test Access Port (TAP) that is fully compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*. Problems associated with testing high density circuit boards have led to development of this proposed standard under the sponsorship of the Test Technology Committee of IEEE and the Joint Test Action Group (JTAG). The DSP56300 core implementation supports circuit-board test strategies based on this standard.

The test logic includes a TAP that consists of five dedicated signal signals, a 16-state controller, and three test data registers. A Boundary Scan Register (BSR) links all device signal signals into a single shift register. The test logic, implemented utilizing static logic design, is independent of the device system logic. The DSP56300 core implementation provides the following capabilities:

- Perform boundary scan operations to test circuit-board electrical continuity (EXTEST).
- Bypass the DSP56300 core for a given circuit-board test by effectively reducing the BSR to a single cell (BYPASS).
- Sample the DSP56300 core-based device system signals during operation and transparently shift out the result in the BSR. Preload values to output signals prior to invoking the EXTEST instruction (SAMPLE/PRELOAD).
- Disable the output drive to signals during circuit-board testing (HI-Z).
- Provide a means of accessing the On-Chip Emulation (OnCE) controller and circuits to control a target system (ENABLE_ONCE).
- Provide a means of entering the Debug Mode of operation (DEBUG_REQUEST).
- Query identification information (manufacturer, part number and version) from an DSP56300 core-based device (IDCODE).
- Force test data onto the outputs of an DSP56300 core-based device while replacing its boundary scan register in the serial data path with a single bit register (CLAMP).

This section, which includes aspects of the JTAG implementation that are specific to the DSP56300 core, is intended to be used with the supporting IEEE 1149.1 document. The discussion includes those items required by the standard to be defined and, in certain cases, provides additional information specific to the DSP56300 core implementation. For internal details and applications of the standard,

refer to the IEEE 1149.1 document. **Figure 11-1** shows a block diagram of the TAP port.




Figure 11-1 TAP Block Diagram

11.2 JTAG SIGNALS

As described in the IEEE 1149.1 document, the JTAG port requires a minimum of four signals to support TDI, TDO, TCK, and TMS signals. The DSP56300 family also provides the optional $\overline{\text{TRST}}$ signal. On the DSP56302, the Debug Event ($\overline{\text{DE}}$) signal is provided for use by the OnCE module, and is described in **Section 10, On-Chip Emulation Module**. The signal functions are described in the following paragraphs.

11.2.1 Test Clock (TCK)

The Test Clock Input (TCK) signal is used to synchronize the test logic.

11.2.2 Test Mode Select (TMS)

The Test Mode Select Input (TMS) signal is used to sequence the test controller's state machine. The TMS is sampled on the rising edge of TCK and it has an internal pullup resistor.

11.2.3 Test Data Input (TDI)

Serial test instruction and data are received through the Test Data Input (TDI) signal. TDI is sampled on the rising edge of TCK and it has an internal pullup resistor.

11.2.4 Test Data Output (TDO)

The Test Data Output (TDO) signal is the serial output for test instructions and data. TDO is tri-stateable and is actively driven in the Shift-IR and Shift-DR controller states. TDO changes on the falling edge of TCK.

11.2.5 Test Reset ($\overline{\text{TRST}}$)

The Test Reset Input ($\overline{\text{TRST}}$) signal is used to asynchronously initialize the test controller. The $\overline{\text{TRST}}$ signal has an internal pullup resistor.

11.3 TAP CONTROLLER

The TAP controller is responsible for interpreting the sequence of logical values on the TMS signal. It is a synchronous state machine that controls the operation of the JTAG logic. The state machine is shown in **Figure 11-2**. The TAP controller responds to changes at the TMS and TCK signals. Transitions from one state to another occur on the rising edge of TCK. The value shown adjacent to each state transition represents the value of the TMS signal sampled on the rising edge of TCK signal. For a description of the TAP controller states, please refer to the IEEE 1149.1 document.





Figure 11-2 TAP Controller State Machine

11.3.1 Boundary Scan Register

The Boundary Scan Register (BSR) in the DSP56302 JTAG implementation contains bits for all device signal and clock signals and associated control signals. All DSP56302 bidirectional signals have a single register bit in the BSR for signal data, and are controlled by an associated control bit in the BSR. The DSP56302 BSR bit definitions are described in **Table 11-2** on page 11-13.

11.3.2 Instruction Register

The DSP56302 JTAG implementation includes the three mandatory public instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS), and also supports the optional CLAMP instruction defined by IEEE 1149.1. The HI-Z public instruction provides the capability for disabling all device output drivers. The ENABLE_ONCE public instruction enables the JTAG port to communicate with the OnCE circuitry. The DEBUG_REQUEST public instruction enables the JTAG port to force the DSP56300 core into the Debug mode of operation. The DSP56300 core includes a 4-bit instruction register without parity consisting of a shift register with four parallel outputs. Data is transferred from the shift register to the parallel outputs during the Update-IR controller state. **Figure 11-3** shows the JTAG Instruction Register.



AA0746

Figure 11-3 JTAG Instruction Register

The four bits are used to decode the eight unique instructions shown in **Table 11-1**. All other encodings are reserved for future enhancements and are decoded as BYPASS.

Table 11-1 JTAG Instructions

Code				Instruction
B3	B2	B1	B0	
0	0	0	0	EXTEST
0	0	0	1	SAMPLE/PRELOAD
0	0	1	0	IDCODE
0	0	1	1	CLAMP
0	1	0	0	HI-Z
0	1	0	1	RESERVED
0	1	1	0	ENABLE_ONCE
0	1	1	1	DEBUG_REQUEST
1	0	x	x	RESERVED
1	1	0	x	RESERVED
1	1	1	0	RESERVED
1	1	1	1	BYPASS

The parallel output of the instruction register is reset to 0010 in the Test-Logic-Reset controller state, which is equivalent to the IDCODE instruction.

During the Capture-IR controller state, the parallel inputs to the instruction shift register are loaded with 01 in the Least Significant Bits as required by the standard. The two Most Significant Bits are loaded with the values of the core status bits OS1 and OS0 from the OnCE controller. See **Section 10, On-Chip Emulation Module**, for a description of the status bits.

11.3.2.1 EXTEST (B[3:0] = 0000)

The external test (EXTEST) instruction selects the BSR. EXTEST also asserts internal reset for the DSP56300 core system logic to force a predictable internal state while performing external boundary scan operations.

By using the TAP, the BSR is capable of the following:

- Scanning user-defined values into the output buffers

- Capturing values presented to input signals
- Controlling the direction of bidirectional signals
- Controlling the output drive of tri-stateable output signals

For more details on the function and use of the EXTEST instruction, please refer to the IEEE 1149.1 document.

11.3.2.2 SAMPLE/PRELOAD (B[3:0] = 0001)

The SAMPLE/PRELOAD instruction provides two separate functions. First, it provides a means to obtain a snapshot of system data and control signals. The snapshot occurs on the rising edge of TCK in the Capture-DR controller state. The data can be observed by shifting it transparently through the BSR.

Note: Since there is no internal synchronization between the JTAG clock (TCK) and the system clock (CLK), the user must provide some form of external synchronization to achieve meaningful results.

The second function of the SAMPLE/PRELOAD instruction is to initialize the BSR output cells prior to selection of EXTEST. This initialization ensures that known data appears on the outputs when entering the EXTEST instruction.

11.3.2.3 IDCODE (B[3:0] = 0010)

The IDCODE instruction selects the ID register. This instruction is provided as a public instruction to allow the manufacturer, part number, and version of a component to be determined through the TAP. **Figure 11-4** shows the ID register configuration.

31	28	27	22	21	17	16	12	11	1	0
Version Information		Customer Part Number					Manufacturer Identity		1	
		Design Center Number	Core Number	Chip Derivative Number						
0 0 0 0		0 0 0 1 1 0	0 0 0 0 0	0 0 0 1 1		0 0 0 0 0 0 0 1 1 1 0		1		

AA0718

Figure 11-4 JTAG ID Register

One application of the ID register is to distinguish the manufacturer(s) of components on a board when multiple sourcing is used. As more components emerge which conform to the IEEE 1149.1 standard, it is desirable to allow for a

system diagnostic controller unit to blindly interrogate a board design in order to determine the type of each component in each location. This information is also available for factory process monitoring and for failure mode analysis of assembled boards.

Motorola's Manufacturer Identity is 00000001110. The Customer Part Number consists of two parts: Motorola Design Center Number (bits 27:22) and a sequence number (bits 21:12). The sequence number is divided into two parts: Core Number (bits 21:17) and Chip Derivative Number (bits 16:12). Motorola Semiconductor Israel (MSIL) Design Center Number is 000110 and DSP56300 core number is 00001.

Once the IDCODE instruction is decoded, it selects the ID register, which is a 32-bit data register. Since the Bypass register loads a logic 0 at the start of a scan cycle, whereas the ID register loads a logic 1 into its Least Significant Bit, examination of the first bit of data shifted out of a component during a test data scan sequence immediate following exit from Test-Logic-Reset controller state shows whether such a register is included in the design. When the IDCODE instruction is selected, the operation of the test logic has no effect on the operation of the on-chip system logic as required by the IEEE 1149.1 standard.

11.3.2.4 CLAMP (B[3:0] = 0011)

The CLAMP instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction that selects the 1-bit Bypass register as the serial path between TDI and TDO while allowing signals driven from the component signals to be determined from the BSR. During testing of ICs on PCB, it may be necessary to place static guarding values on signals that control operation of logic not involved in the test. The EXTEST instruction could be used for this purpose, but since it selects the Boundary Scan Register, the required guarding signals would be loaded as part of the complete serial data stream shifted in, both at the start of the test and each time a new test pattern is entered. Since the CLAMP instruction allows guarding values to be applied using the Boundary Scan Register of the appropriate ICs while selecting their Bypass registers, it allows much faster testing than does the EXTEST instruction. Data in the boundary scan cell remains unchanged until a new instruction is shifted in or the JTAG state machine is set to its reset state. The CLAMP instruction also asserts internal reset for the DSP56300 core system logic to force a predictable internal state while performing external boundary scan operations.

11.3.2.5 HI-Z (B[3:0] = 0100)

The HI-Z instruction is not included in the IEEE 1149.1 standard. It is provided as a manufacturer's optional public instruction to prevent having to backdrive the output signals during circuit-board testing. When HI-Z is invoked, all output drivers, including the two-state drivers, are turned off (i.e., high impedance). The instruction selects the Bypass register. The HI-Z instruction also asserts internal reset for the

DSP56300 core system logic to force a predictable internal state while performing external boundary scan operations

11.3.2.6 ENABLE_ONCE(B[3:0] = 0110)


The ENABLE_ONCE instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to perform system debug functions. When the ENABLE_ONCE instruction is decoded the TDI and TDO signals are connected directly to the OnCE registers. The particular OnCE register connected between TDI and TDO at a given time is selected by the OnCE controller depending on the OnCE instruction being currently executed. All communication with the OnCE controller is done through the Select-DR-Scan path of the JTAG TAP Controller. See Section 10, On-Chip Emulation (OnCE), for more information.

11.3.2.7 DEBUG_REQUEST(B[3:0] = 0111)

The DEBUG_REQUEST instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to generate a debug request signal to the DSP56300 core. When the DEBUG_REQUEST instruction is decoded, the TDI and TDO signals are connected to the Instruction Registers. Due to the fact that in the Capture-IR state of the TAP the OnCE status bits are captured in the Instruction shift register, the external JTAG controller must continue to shift-in the DEBUG_REQUEST instruction while polling the status bits that are shifted-out until the Debug mode of operation is entered (acknowledged by the combination 11 on OS1–OS0). After the acknowledgment of the Debug mode is received, the external JTAG controller must issue the ENABLE_ONCE instruction to allow the user to perform system debug functions.

11.3.2.8 BYPASS (B[3:0] = 1111)

The BYPASS instruction selects the single-bit Bypass register, as shown in **Figure 11-5**. This creates a shift-register path from TDI to the Bypass register, and finally to TDO, circumventing the BSR. This instruction is used to enhance test efficiency when a component other than the DSP56300 core-based device becomes the device under test. When the Bypass register is selected by the current instruction, the shift-register stage is set to a logic 0 on the rising edge of TCK in the Capture-DR controller state. Therefore, the first bit shifted out after selecting the Bypass register is always a logic 0.



AA0115

Figure 11-5 Bypass Register

11.4 DSP56300 RESTRICTIONS

The control afforded by the output enable signals using the BSR and the EXTEST instruction requires a compatible circuit-board test environment to avoid device-destructive configurations. The user must avoid situations in which the DSP56300 core output drivers are enabled into actively driven networks. In addition, the EXTEST instruction can be performed only after power-up or regular hardware reset while EXTAL was provided. Then during the execution of EXTEST, EXTAL can remain inactive.

There are two constraints related to the JTAG interface. First, the TCK input does not include an internal pullup resistor and should not be left unconnected. The second constraint is to ensure that the JTAG test logic is kept transparent to the system logic by forcing the TAP into the Test-Logic-Reset controller state, using either of two methods. During power-up, $\overline{\text{TRST}}$ must be externally asserted to force the TAP controller into this state. After power-up is concluded, TMS must be sampled as a logic 1 for five consecutive TCK rising edges. If TMS either remains unconnected or is connected to V_{CC} , then the TAP controller cannot leave the Test-Logic-Reset state, regardless of the state of TCK.

The DSP56300 core features a low-power Stop mode, which is invoked using the STOP instruction. The interaction of the JTAG interface with low-power Stop mode is as follows:

1. The TAP controller must be in the Test-Logic-Reset state to either enter or remain in the low-power Stop mode. Leaving the TAP controller Test-Logic-Reset state negates the ability to achieve low-power, but does not otherwise affect device functionality.
2. The TCK input is not blocked in low-power Stop mode. To consume minimal power, the TCK input should be externally connected to V_{CC} or GND.

3. The TMS and TDI signals include on-chip pullup resistors. In low-power Stop mode, these two signals should remain either unconnected or connected to V_{CC} to achieve minimal power consumption.

Since during Stop mode all DSP56302 core clocks are disabled, the JTAG interface provides the means of polling the device status (sampled in the Capture-IR state).

11.5 DSP56302 BOUNDARY SCAN REGISTER

Table 11-2 provides a listing of the contents of the Boundary Scan Register (BSR) for the DSP56302.

Table 11-2 DSP56302 Boundary Scan Register (BSR) Bit Definitions

Bit #	Cell Type	Signal Name	Signal Type	BSR Cell Type
0	BC_1	MODA	Input	Data
1	BC_1	MODB	Input	Data
2	BC_1	MODC	Input	Data
3	BC_1	MODD	Input	Data
4	BC_6	D23	Input/Output	Data
5	BC_6	D22	Input/Output	Data
6	BC_6	D21	Input/Output	Data
7	BC_6	D20	Input/Output	Data
8	BC_6	D19	Input/Output	Data
9	BC_6	D18	Input/Output	Data
10	BC_6	D17	Input/Output	Data
11	BC_6	D16	Input/Output	Data
12	BC_6	D15	Input/Output	Data
13	BC_1	D[23:12]	—	Control
14	BC_6	D14	Input/Output	Data
15	BC_6	D13	Input/Output	Data

Table 11-2 DSP56302 Boundary Scan Register (BSR) Bit Definitions (Continued)

Bit #	Cell Type	Signal Name	Signal Type	BSR Cell Type
16	BC_6	D12	Input/Output	Data
17	BC_6	D11	Input/Output	Data
18	BC_6	D10	Input/Output	Data
19	BC_6	D9	Input/Output	Data
20	BC_6	D8	Input/Output	Data
21	BC_6	D7	Input/Output	Data
22	BC_6	D6	Input/Output	Data
23	BC_6	D5	Input/Output	Data
24	BC_6	D4	Input/Output	Data
25	BC_6	D3	Input/Output	Data
26	BC_1	D[11:0]	—	Control
27	BC_6	D2	Input/Output	Data
28	BC_6	D1	Input/Output	Data
29	BC_6	D0	Input/Output	Data
30	BC_2	A15	Output 2	Data
31	BC_2	A14	Output 2	Data
32	BC_2	A13	Output 2	Data
33	BC_2	A12	Output 2	Data
34	BC_2	A11	Output 2	Data
35	BC_2	A10	Output 2	Data
36	BC_2	A9	Output 2	Data
37	BC_2	A8	Output 2	Data
38	BC_2	A7	Output 2	Data
39	BC_2	A6	Output 2	Data

Table 11-2 DSP56302 Boundary Scan Register (BSR) Bit Definitions (Continued)

Bit #	Cell Type	Signal Name	Signal Type	BSR Cell Type
40	BC_2	A5	Output 2	Data
41	BC_2	A4	Output 2	Data
42	BC_2	A3	Output 2	Data
43	BC_2	A2	Output 2	Data
44	BC_2	A1	Output 2	Data
45	BC_2	A0	Output 2	Data
46	BC_2	\overline{MCS}	Output	Data
47	BC_2	\overline{RD}	Output	Data
48	BC_2	\overline{WR}	Output	Data
49	BC_2	\overline{AT}	Output	Data
50	BC_2	CLKOUT	Output	Data
51	BC_1	EXTAL	Input	Data
52	BC_1	\overline{RESET}	Input	Data
53	BC_1	HAD0	—	Control
54	BC_6	HAD0	Input/Output	Data
55	BC_1	HAD1	—	Control
56	BC_6	HAD1	Input/Output	Data
57	BC_1	HAD2	—	Control
58	BC_6	HAD2	Input/Output	Data
59	BC_1	HAD3	—	Control
60	BC_6	HAD3	Input/Output	Data
61	BC_1	HAD4	—	Control
62	BC_6	HAD4	Input/Output	Data
63	BC_1	HAD5	—	Control

Table 11-2 DSP56302 Boundary Scan Register (BSR) Bit Definitions (Continued)

Bit #	Cell Type	Signal Name	Signal Type	BSR Cell Type
64	BC_6	HAD5	Input/Output	Data
65	BC_1	HAD6	—	Control
66	BC_6	HAD6	Input/Output	Data
67	BC_1	HAD7	—	Control
68	BC_6	HAD7	Input/Output	Data
69	BC_1	HAS/A0	—	Control
70	BC_6	HAS/A0	Input/Output	Data
71	BC_1	HA8/A1	—	Control
72	BC_6	HA8/A1	Input/Output	Data
73	BC_1	HA9/A2	—	Control
74	BC_6	HA9/A2	Input/Output	Data
75	BC_1	HCS/A10	—	Control
76	BC_6	HCS/A10	Input/Output	Data
77	BC_1	TIO0	—	Control
78	BC_6	TIO0	Input/Output	Data
79	BC_1	TIO1	—	Control
80	BC_6	TIO1	Input/Output	Data
81	BC_1	TIO2	—	Control
82	BC_6	TIO2	Input/Output	Data
83	BC_1	HREQ/TRQ	—	Control
84	BC_6	HREQ/TRQ	Input/Output	Data
85	BC_1	HACK/RRQ	—	Control
86	BC_6	HACK/RRQ	Input/Output	Data
87	BC_1	HRW/RD	—	Control

Table 11-2 DSP56302 Boundary Scan Register (BSR) Bit Definitions (Continued)

Bit #	Cell Type	Signal Name	Signal Type	BSR Cell Type
88	BC_6	HRW/RD	Input/Output	Data
89	BC_1	HDS/WR	—	Control
90	BC_6	HDS/WR	Input/Output	Data
91	BC_1	SCK0	—	Control
92	BC_6	SCK0	Input/Output	Data
93	BC_1	SCK1	—	Control
94	BC_6	SCK1	Input/Output	Data
95	BC_1	GPIO2	—	Control
96	BC_6	GPIO2	Input/Output	Data
97	BC_1	GPIO1	—	Control
98	BC_6	GPIO1	Input/Output	Data
99	BC_1	GPIO0	—	Control
100	BC_6	GPIO0	Input/Output	Data
101	BC_1	SC00	—	Control
102	BC_6	SC00	Input/Output	Data
103	BC_1	SC10	—	Control
104	BC_6	SC10	Input/Output	Data
105	BC_1	STD0	—	Control
106	BC_6	STD0	Input/Output	Data
107	BC_1	SRD0	—	Control
108	BC_6	SRD0	Input/Output	Data
109	BC_1	PINIT	—	Control
110	BC_6	PINIT	Input/Output	Data
111	BC_1	\overline{DE}	—	Control

Table 11-2 DSP56302 Boundary Scan Register (BSR) Bit Definitions (Continued)

Bit #	Cell Type	Signal Name	Signal Type	BSR Cell Type
112	BC_6	\overline{DE}	Input/Output	Data
113	BC_1	SC01	—	Control
114	BC_6	SC01	Input/Output	Data
115	BC_1	SC02	—	Control
116	BC_6	SC02	Input/Output	Data
117	BC_1	STD1	—	Control
118	BC_6	STD1	Input/Output	Data
119	BC_1	SRD1	—	Control
120	BC_6	SRD1	Input/Output	Data
121	BC_1	SC11	—	Control
122	BC_6	SC11	Input/Output	Data
123	BC_1	SC12	—	Control




```

; Interface programmed to operate in the MC68302 bus mode,
; in single-strobe pin configuration.
; The HOST MC68302 bootstrap code expects accesses that are byte wide.
; The HOST MC68302 bootstrap code expects to read 3 bytes forming a 24-bit word
; specifying the number of program words, 3 bytes forming a 24-bit word
; specifying the address to start loading the program words and then 3 bytes
; forming 24-bit words for each program word to be loaded.
; The program words will be stored in contiguous PRAM memory locations
; starting at the specified starting address.
; After reading the program words, program execution starts from the same
; address where loading started.
; The Host Interface bootstrap load program may be stopped by setting the
; Host Flag 0 (HF0). This will start execution of the loaded program from
; the specified starting address.
;

BOOT    equ     $D00000      ; this is the location in P memory
                                ; on the external memory bus
                                ; where the external byte-wide
                                ; EPROM would be located
AARV    equ     $D00409      ; AAR1 selects the EPROM as CE~
                                ; mapped as P from $D00000 to
                                ; $DFFFFFF, active low

M_SSR   EQU     $FFFF93      ; SCI Status Register
M_STXL  EQU     $FFFF95      ; SCI Transmit Data Register (low)
M_SRXL  EQU     $FFFF98      ; SCI Receive Data Register (low)
M_SCCR  EQU     $FFFF9B      ; SCI Clock Control Register
M_SCR   EQU     $FFFF9C      ; SCI Control Register
M_PCRE  EQU     $FFFF9F      ; Port E Control register
M_AAR1  EQU     $FFFFFF8     ; Address Attribute Register 1
M_HPCR  EQU     $FFFFC4     ; Host Polarity Control Register
M_HSR   EQU     $FFFFC3     ; Host Status Register
M_HRX   EQU     $FFFFC6     ; Host Receive Register
HRDF    EQU     $0          ; Host Receive Data Full
HF0     EQU     $3          ; Host Flag 0
HEN     EQU     $6          ; Host Enable

ORG PL:$ff0000,PL:$ff0000    ; bootstrap code starts at $ff0000

START
clr a #0a,X0                ; clear a and load X0 with constant 0a0000
jclr #2,omr,EPRSCILD        ; If MC:MB:MA=0xx, go load from EPROM/SCI
                                jclr #1,omr,OMR1ISO; IF MC:MB:MA=10x, go to look for ISA/HC11 options
jclr #0,omr,I8051HOSTLD    ; If MC:MB:MA=110, go load from 8051 Host
jmp MC68302HOSTLD          ; If MC:MB:MA=111, go load from MC68302 Host
OMR1ISO
jset #0,omr,HC11HOSTLD    ; If MC:MB:MA=101, go load from HC11 Host
                                ; If MC:MB:MA=100, go load from ISA HOST

;=====
; This is the routine which loads a program through the HI08 host port

```

```

; The program is downloaded from the host MCU with the following scenario:
; 1) 3 bytes - Define the program length.
; 2) 3 bytes - Define the address to which to start loading the program to.
; 3) 3n bytes (while n is any integer number)
; The program words will be stored in contiguous PRAM memory locations starting
; at the specified starting address.
; After reading the program words, program execution starts from the same address
; where loading started.
; The host MCU may terminate the loading process by setting the HF1=0 and HF0=1.
; When the downloading is terminated, the program will start execution of the
; loaded program from the specified starting address.
; The HI08 boot ROM program enables the following busses to download programs
; through the HI08 port:
;
;     1 - ISA      - Dual strobes non-multiplexed bus with negative strobe
;                   pulses dual positive request
;
;     2 - HC11     - Single strobe non-multiplexed bus with positive strobe
;                   pulse single negative request.
;
;     4 - i8051    - Dual strobes multiplexed bus with negative strobe pulses
;                   dual negative request.
;
;     5 - MC68302 - Single strobe non-multiplexed bus with negative strobe
;                   pulse single negative request.
;=====
ISAHOSTLD
    movep    #%010100000011000,x:M_HPCR
                ; Configure the following conditions:
                ; HAP      = 0 Negative host acknowledge
                ; HRP      = 1 Positive host request
                ; HCSP     = 0 Negative chip select input
                ; HD/HS    = 1 Dual strobes bus (RD and WR strobes)
                ; HMUX     = 0 Non multiplexed bus
                ; HASP     = 0 (address strobe polarity has no
                ;           meaning in non-multiplexed bus)
                ; HDSP     = 0 Negative data strobes polarity
                ; HROD     = 0 Host request is active when enabled
                ; spare   = 0 This bit should be set to 0 for
                ;           future compatibility
                ; HEN      = 0 When the HPCR register is modified
                ;           HEN should be cleared
                ; HAEN     = 0 Host acknowledge is disabled
                ; HREN     = 1 Host requests are enabled
                ; HCSEN    = 1 Host chip select input enabled
                ; HA9EN    = 0 (address 9 enable bit has no meaning in
                ;           non-multiplexed bus)
                ; HA8EN    = 0 (address 8 enable bit has no meaning in
                ;           non-multiplexed bus)
                ; HGEN     = 0 Host GPIO pins are disabled

    bra     <HI08CONT
HC11HOSTLD
    movep    #%0000001000011000,x:M_HPCR
                ; Configure the following conditions:
                ; HAP      = 0 Negative host acknowledge

```

```

; HRP      = 0 Negative host request
; HCSP     = 0 Negative chip select input
; HD/HS    = 0 Single strobe bus (R/W~ and DS strobes)
; HMUX     = 0 Non multiplexed bus
; HASP     = 0 (address strobe polarity has no meaning in
;           non-multiplexed bus)
; HDSP     = 1 Negative data strobes polarity
; HROD     = 0 Host request is active when enabled
; spare = 0 This bit should be set to 0 for future
;           compatibility
; HEN      = 0 When the HPCR register is modified HEN should be
;           cleared
; HAEN     = 0 Host acknowledge is disabled
; HREN     = 1 Host requests are enabled
; HCSEN = 1 Host chip select input enabled
; HA9EN    = 0 (address 9 enable bit has no meaning in
;           non-multiplexed bus)
; HA8EN    = 0 (address 8 enable bit has no meaning in
;           non-multiplexed bus)
; HGEN     = 0 Host GPIO pins are disabled

bra <HI08CONT
I8051HOSTLD
movep  %#0001110000011110,x:M_HPCR
; Configure the following conditions:
; HAP      = 0 Negative host acknowledge
; HRP      = 0 Negative host request
; HCSP     = 0 Negative chip select input
; HD/HS    = 1 Dual strobes bus (RD and WR strobes)
; HMUX     = 1 Multiplexed bus
; HASP     = 1 Positive address strobe polarity
; HDSP     = 0 Negative data strobes polarity
; HROD     = 0 Host request is active when enabled
; spare = 0 This bit should be set to 0 for future
;           compatibility
; HEN      = 0 When the HPCR register is modified HEN
;           should be cleared
; HAEN     = 0 Host acknowledge is disabled
; HREN     = 1 Host requests are enabled
; HCSEN = 1 Host chip select input enabled
; HA9EN    = 1 Enable address 9 input
; HA8EN    = 1 Enable address 8 input
; HGEN     = 0 Host GPIO pins are disabled

bra <HI08CONT
MC68302HOSTLD
movep  %#0000000000111000,x:M_HPCR
; Configure the following conditions:
; HAP      = 0 Negative host acknowledge
; HRP      = 0 Negative host request
; HCSP     = 0 Negative chip select input
; HD/HS    = 0 Single strobe bus (R/W~ and DS strobes)
; HMUX     = 0 Non multiplexed bus
; HASP     = 0 (address strobe polarity has no meaning in
;           non-multiplexed bus)

```

```

; HDSP      = 0 Negative data strobes polarity
; HROD      = 0 Host request is active when enabled
; spare = 0 This bit should be set to 0 for future
;           compatibility
; HEN       = 0 When the HPCR register is modified HEN should be
;           cleared
; HAEN      = 1 Host acknowledge is enabled
; HREN      = 1 Host requests are enabled
; HCSEN = 1 Host chip select input enabled
; HA9EN     = 0 (address 9 enable bit has no meaning in
;           non-multiplexed bus)
; HA8EN     = 0 (address 8 enable bit has no meaning in
;           non-multiplexed bus)
; HGEN      = 0 Host GPIO pins are disabled

HI08CONT
    bset     #HEN,x:M_HPCR           ; Enable the HI08 to operate as host
                                           ; interface (set HEN=1)
    jclr    #HRDF,x:M_HSR,*         ; wait for the program length to be
                                           ; written
    movep   x:M_HRX,a0
    jclr    #HRDF,x:M_HSR,*         ; wait for the program starting
address
                                           ; to be written
    movep   x:M_HRX,r0
    move    r0,r1
    do      a0,HI08LOOP             ; set a loop with the downloaded
length
                                           ;           counts
HI08LL
    jset    #HRDF,x:M_HSR,HI08NW    ; If new word was loaded
then jump
                                           ;to read that word
    jclr    #HF0,x:M_HSR,HI08LL     ; If HF0=0 then continue
with the
                                           ; downloading
    enddo
                                           ; Must terminate the do
loop
    bra     <HI08LOOP
HI08NW
    movep   x:M_HRX,p:(r0)+         ; Move the new word into its
destination
                                           ; location in the program RAM
HI08LOOP
    bra     <FINISH
;=====
EPRSCILD
    jclr    #1,omr,EPROMLD         ; If MC:MB:MA=001, go load from EPROM
;=====
; This is the routine that loads from the SCI.
; MC:MB:MA=010 - external SCI clock
SCILD

```

```

movep #$0302,X:M_SCR      ; Configure SCI Control Reg
movep #$C000,X:M_SCCR     ; Configure SCI Clock Control Reg
movep #7,X:M_PCRE         ; Configure SCLK, TXD and RXD

do #6,_LOOP6              ; get 3 bytes for number of
                           ; program words and 3 bytes
                           ; for the starting address

jclr #2,X:M_SSR,*         ; Wait for RDRF to go high
movep X:M_SRXL,A2        ; Put 8 bits in A2
jclr #1,X:M_SSR,*         ; Wait for TDRE to go high
movep A2,X:M_STXL        ; echo the received byte
asr #8,a,a

_LOOP6
move a1,r0                ; starting address for load
move a1,r1                ; save starting address

do a0,_LOOP7              ; Receive program words
do #3,_LOOP8
jclr #2,X:M_SSR,*         ; Wait for RDRF to go high
movep X:M_SRXL,A2        ; Put 8 bits in A2
jclr #1,X:M_SSR,*         ; Wait for TDRE to go high
movep a2,X:M_STXL        ; echo the received byte
asr #8,a,a

_LOOP8
movem a1,p:(r0)+         ; Store 24-bit result in P mem.

_LOOP7
bra <FINISH               ; Boot from SCI done

;=====
; This is the routine that loads from external EPROM.
; MC:MB:MA=001

EPROMLD
move #BOOT,r2             ; r2 = address of external EPROM
movep #AARV,X:M_AAR1     ; aar1 configured for SRAM types of access

do #6,_LOOP9              ; read number of words and starting address
movem p:(r2)+,a2         ; Get the 8 LSB from ext. P mem.
asr #8,a,a               ; Shift 8 bit data into A1

_LOOP9
move a1,r0                ; starting address for load
move a1,r1                ; save it in r1
                           ; a0 holds the number of words

do a0,_LOOP10             ; read program words
do #3,_LOOP11             ; Each instruction has 3 bytes
movem p:(r2)+,a2         ; Get the 8 LSB from ext. P mem.
asr #8,a,a               ; Shift 8 bit data into A1
_LOOP11
                           ; Go get another byte.
movem a1,p:(r0)+         ; Store 24-bit result in P mem.
_LOOP10
                           ; and go get another 24-bit word.
                           ; Boot from EPROM done

```

```
=====
FINISH

; This is the exit handler that returns execution to normal
; expanded mode and jumps to the RESET vector.

    andi #$0, ccr          ; Clear CCR as if RESET to 0.
    jmp (r1)              ; Then go to starting Prog addr.

; End of bootstrap code. Number of program words: 91
```



APPENDIX B

EQUATES

```
*****  
;  
; EQUATES for 56302 I/O registers and ports  
;  
; Last update: June 11 1995  
;  
*****  
page      132,55,0,0,0  
opt       mex  
  
ioequ    ident    1,0  
  
;-----
```

B.1	I/O EQUATES	B-3
B.2	HOST INTERFACE (HI08) EQUATES	B-3
B.3	SERIAL COMMUNICATIONS INTERFACE (SCI) EQUATES	B-4
B.4	ENHANCED SYNCHRONOUS SERIAL INTERFACE (ESSI)	B-6
B.5	EXCEPTION PROCESSING EQUATES.....	B-8
B.6	TIMER MODULE EQUATES.....	B-9
B.7	DIRECT MEMORY ACCESS (DMA) EQUATES.....	B-10
B.8	PHASE LOCKED LOOP (PLL) EQUATES	B-12
B.9	BUS INTERFACE UNIT (BIU) EQUATES.....	B-13
B.10	INTERRUPT EQUATES	B-15

B.1 I/O EQUATES

```

;*****
;
;   EQUATES for 56302 I/O registers and ports
;
;   Last update: June 11 1995
;
;*****

        page      132,55,0,0,0
        opt       mex

ioequ   ident    1,0

;-----
;
;   EQUATES for I/O Port Programming
;
;-----

;   Register Addresses

M_HDR   EQU      $FFFC9      ; Host port GPIO data Register
M_HDDR  EQU      $FFFC8      ; Host port GPIO direction Register
M_PCR   EQU      $FFFBF      ; Port C Control Register
M_PRC   EQU      $FFFB E     ; Port C Direction Register
M_PDRC  EQU      $FFFB D     ; Port C GPIO Data Register
M_PCRD  EQU      $FFFA F     ; Port D Control register
M_PRRD  EQU      $FFFA E     ; Port D Direction Data Register
M_PDRD  EQU      $FFFA D     ; Port D GPIO Data Register
M_PCRE  EQU      $FFF9 F     ; Port E Control register
M_PPRE  EQU      $FFF9 E     ; Port E Direction Register
M_PDRE  EQU      $FFF9 D     ; Port E Data Register
M_OGDB  EQU      $FFFC      ; OnCE GDB Register

;-----
;

```

B.2 HOST INTERFACE (HI08) EQUATES

```

EQUATES for Host Interface
;
;-----

;   Register Addresses

M_HCR   EQU      $FFFC2      ; Host Control Register
M_HSR   EQU      $FFFC3      ; Host Status Register

```

Equates

```

M_HPCR EQU $FFFC4 ; Host Polarity Control Register
M_HBAR EQU $FFFC5 ; Host Base Address Register
M_HRX EQU $FFFC6 ; Host Receive Register
M_HTX EQU $FFFC7 ; Host Transmit Register

; HCR bits definition
M_HRIE EQU $0 ; Host Receive interrupts Enable
M_HTIE EQU $1 ; Host Transmit Interrupt Enable
M_HCIE EQU $2 ; Host Command Interrupt Enable
M_HF2 EQU $3 ; Host Flag 2
M_HF3 EQU $4 ; Host Flag 3

; HSR bits definition
M_HRDF EQU $0 ; Host Receive Data Full
M_HIDE EQU $1 ; Host Receive Data Empty
M_HCP EQU $2 ; Host Command Pending
M_HF0 EQU $3 ; Host Flag 0
M_HF1 EQU $4 ; Host Flag 1

; HPCR bits definition
M_HGEN EQU $0 ; Host Port GPIO Enable
M_HA8EN EQU $1 ; Host Address 8 Enable
M_HA9EN EQU $2 ; Host Address 9 Enable
M_HCSEN EQU $3 ; Host Chip Select Enable
M_HREN EQU $4 ; Host Request Enable
M_HAEN EQU $5 ; Host Acknowledge Enable
M_HEN EQU $6 ; Host Enable
M_HOD EQU $8 ; Host Request Open Drain mode
M_HDSP EQU $9 ; Host Data Strobe Polarity
M_HASP EQU $A ; Host Address Strobe Polarity
M_HMUX EQU $B ; Host Multiplexed bus select
M_HD_HS EQU $C ; Host Double/Single Strobe select
M_HCSP EQU $D ; Host Chip Select Polarity
M_HRP EQU $E ; Host Request Polarity
M_HAP EQU $F ; Host Acknowledge Polarity

;-----
;

```

B.3 SERIAL COMMUNICATIONS INTERFACE (SCI) EQUATES

```

; EQUATES for Serial Communications Interface (SCI)
;
;-----
; Register Addresses

M_STXH EQU $FFF97 ; SCI Transmit Data Register (high)

```

```

M_STXM EQU $FFFF96 ; SCI Transmit Data Register (middle)
M_STXL EQU $FFFF95 ; SCI Transmit Data Register (low)
M_SRXH EQU $FFFF9A ; SCI Receive Data Register (high)
M_SRXM EQU $FFFF99 ; SCI Receive Data Register (middle)
M_SRXL EQU $FFFF98 ; SCI Receive Data Register (low)
M_STXA EQU $FFFF94 ; SCI Transmit Address Register
M_SCR EQU $FFFF9C ; SCI Control Register
M_SSR EQU $FFFF93 ; SCI Status Register
M_SCCR EQU $FFFF9B ; SCI Clock Control Register

; SCI Control Register Bit Flags

M_WDS EQU $7 ; Word Select Mask (WDS0-WDS3)
M_WDS0 EQU 0 ; Word Select 0
M_WDS1 EQU 1 ; Word Select 1
M_WDS2 EQU 2 ; Word Select 2
M_SSFTD EQU 3 ; SCI Shift Direction
M_SBK EQU 4 ; Send Break
M_WAKE EQU 5 ; Wakeup Mode Select
M_RWU EQU 6 ; Receiver Wakeup Enable
M_WOMS EQU 7 ; Wired-OR Mode Select
M_SCRE EQU 8 ; SCI Receiver Enable
M_SCTE EQU 9 ; SCI Transmitter Enable
M_ILIE EQU 10 ; Idle Line Interrupt Enable
M_SCRIE EQU 11 ; SCI Receive Interrupt Enable
M_SCTIE EQU 12 ; SCI Transmit Interrupt Enable
M_TMIE EQU 13 ; Timer Interrupt Enable
M_TIR EQU 14 ; Timer Interrupt Rate
M_SCKP EQU 15 ; SCI Clock Polarity
M_REIE EQU 16 ; SCI Error Interrupt Enable (REIE)

; SCI Status Register Bit Flags

M_TRNE EQU 0 ; Transmitter Empty
M_TDRE EQU 1 ; Transmit Data Register Empty
M_RDRF EQU 2 ; Receive Data Register Full
M_IDLE EQU 3 ; Idle Line Flag
M_OR EQU 4 ; Overrun Error Flag
M_PE EQU 5 ; Parity Error
M_FE EQU 6 ; Framing Error Flag
M_R8 EQU 7 ; Received Bit 8 (R8) Address

; SCI Clock Control Register

M_CD EQU $FFF ; Clock Divider Mask (CD0-CD11)
M_COD EQU 12 ; Clock Out Divider
M_SCP EQU 13 ; Clock Prescaler
M_RCM EQU 14 ; Receive Clock Mode Source Bit
M_TCM EQU 15 ; Transmit Clock Source Bit

;-----
;

```

B.4 ENHANCED SYNCHRONOUS SERIAL INTERFACE (ESSI) EQUATES

```

;      EQUATES for Synchronous Serial Interface (SSI)
;
;-----

;
;      Register Addresses Of SSI0
M_TX00 EQU    $FFFFBC      ; SSI0 Transmit Data Register 0
M_TX01 EQU    $FFFFB8      ; SSI0 Transmit Data Register 1
M_TX02 EQU    $FFFFB4      ; SSI0 Transmit Data Register 2
M_TSR0 EQU    $FFFFB9      ; SSI0 Time Slot Register
M_RX0  EQU    $FFFFB8      ; SSI0 Receive Data Register
M_SISR0 EQU    $FFFFB7      ; SSI0 Status Register
M_CRB0 EQU    $FFFFB6      ; SSI0 Control Register B
M_CRA0 EQU    $FFFFB5      ; SSI0 Control Register A
M_TSMA0 EQU    $FFFFB4      ; SSI0 Transmit Slot Mask Register A
M_TSMB0 EQU    $FFFFB3      ; SSI0 Transmit Slot Mask Register B
M_RSMA0 EQU    $FFFFB2      ; SSI0 Receive Slot Mask Register A
M_RSMB0 EQU    $FFFFB1      ; SSI0 Receive Slot Mask Register B

;      Register Addresses Of SSI1
M_TX10 EQU    $FFFFAC      ; SSI1 Transmit Data Register 0
M_TX11 EQU    $FFFFA8      ; SSI1 Transmit Data Register 1
M_TX12 EQU    $FFFFA4      ; SSI1 Transmit Data Register 2
M_TSR1 EQU    $FFFFA9      ; SSI1 Time Slot Register
M_RX1  EQU    $FFFFA8      ; SSI1 Receive Data Register
M_SISR1 EQU    $FFFFA7      ; SSI1 Status Register
M_CRB1 EQU    $FFFFA6      ; SSI1 Control Register B
M_CRA1 EQU    $FFFFA5      ; SSI1 Control Register A
M_TSMA1 EQU    $FFFFA4      ; SSI1 Transmit Slot Mask Register A
M_TSMB1 EQU    $FFFFA3      ; SSI1 Transmit Slot Mask Register B
M_RSMA1 EQU    $FFFFA2      ; SSI1 Receive Slot Mask Register A
M_RSMB1 EQU    $FFFFA1      ; SSI1 Receive Slot Mask Register B

;      SSI Control Register A Bit Flags
M_PM      EQU    $FF          ; Prescale Modulus Select Mask (PM0-PM7)
M_PSR     EQU    11          ; Prescaler Range
M_DC      EQU    $1F000       ; Frame Rate Divider Control Mask (DC0-DC7)
M_ALC     EQU    18          ; Alignment Control (ALC)
M_WL      EQU    $380000     ; Word Length Control Mask (WL0-WL7)
M_SSC1    EQU    22          ; Select SC1 as TR #0 drive enable (SSC1)

;      SSI Control Register B Bit Flags
M_OF      EQU    $3          ; Serial Output Flag Mask
M_OF0     EQU    0          ; Serial Output Flag 0
M_OF1     EQU    1          ; Serial Output Flag 1
M_SCD     EQU    $1C        ; Serial Control Direction Mask

```

```

M_SCD0 EQU 2 ; Serial Control 0 Direction
M_SCD1 EQU 3 ; Serial Control 1 Direction
M_SCD2 EQU 4 ; Serial Control 2 Direction
M_SCKD EQU 5 ; Clock Source Direction
M_SHFD EQU 6 ; Shift Direction
M_FSL EQU $180 ; Frame Sync Length Mask (FSL0-FSL1)
M_FSL0 EQU 7 ; Frame Sync Length 0
M_FSL1 EQU 8 ; Frame Sync Length 1
M_FSR EQU 9 ; Frame Sync Relative Timing
M_FSP EQU 10 ; Frame Sync Polarity
M_CKP EQU 11 ; Clock Polarity
M_SYN EQU 12 ; Sync/Async Control
M_MOD EQU 13 ; SSI Mode Select
M_SSTE EQU $1C000 ; SSI Transmit enable Mask
M_SSTE2 EQU 14 ; SSI Transmit #2 Enable
M_SSTE1 EQU 15 ; SSI Transmit #1 Enable
M_SSTE0 EQU 16 ; SSI Transmit #0 Enable
M_SSRE EQU 17 ; SSI Receive Enable
M_SSTIE EQU 18 ; SSI Transmit Interrupt Enable
M_SSRIE EQU 19 ; SSI Receive Interrupt Enable
M_STLIE EQU 20 ; SSI Transmit Last Slot Interrupt Enable
M_SRLIE EQU 21 ; SSI Receive Last Slot Interrupt Enable
M_STEIE EQU 22 ; SSI Transmit Error Interrupt Enable
M_SREIE EQU 23 ; SSI Receive Error Interrupt Enable

; SSI Status Register Bit Flags

M_IF EQU $3 ; Serial Input Flag Mask
M_IF0 EQU 0 ; Serial Input Flag 0
M_IF1 EQU 1 ; Serial Input Flag 1
M_TFS EQU 2 ; Transmit Frame Sync Flag
M_RFS EQU 3 ; Receive Frame Sync Flag
M_TUE EQU 4 ; Transmitter Underrun Error FLaG
M_ROE EQU 5 ; Receiver Overrun Error Flag
M_TDE EQU 6 ; Transmit Data Register Empty
M_RDF EQU 7 ; Receive Data Register Full

; SSI Transmit Slot Mask Register A

M_SSTSA EQU $FFFF ; SSI Transmit Slot Bits Mask A (TS0-TS15)

; SSI Transmit Slot Mask Register B

M_SSTSB EQU $FFFF ; SSI Transmit Slot Bits Mask B (TS16-TS31)

; SSI Receive Slot Mask Register A

M_SSRSA EQU $FFFF ; SSI Receive Slot Bits Mask A (RS0-RS15)

; SSI Receive Slot Mask Register B

M_SSRSB EQU $FFFF ; SSI Receive Slot Bits Mask B (RS16-RS31)
;-----

```

B.5 EXCEPTION PROCESSING EQUATES

```

;      EQUATES for Exception Processing
;
;-----

;      Register Addresses

M_IPRC EQU    $FFFFFF      ; Interrupt Priority Register Core
M_IPRP EQU    $FFFFFFE    ; Interrupt Priority Register Peripheral

;      Interrupt Priority Register Core (IPRC)

M_IAL EQU    $7           ; IRQA Mode Mask
M_IAL0 EQU    0           ; IRQA Mode Interrupt Priority Level (low)
M_IAL1 EQU    1           ; IRQA Mode Interrupt Priority Level (high)
M_IAL2 EQU    2           ; IRQA Mode Trigger Mode
M_IBL EQU    $38          ; IRQB Mode Mask
M_IBL0 EQU    3           ; IRQB Mode Interrupt Priority Level (low)
M_IBL1 EQU    4           ; IRQB Mode Interrupt Priority Level (high)
M_IBL2 EQU    5           ; IRQB Mode Trigger Mode
M_ICL EQU    $1C0         ; IRQC Mode Mask
M_ICL0 EQU    6           ; IRQC Mode Interrupt Priority Level (low)
M_ICL1 EQU    7           ; IRQC Mode Interrupt Priority Level (high)
M_ICL2 EQU    8           ; IRQC Mode Trigger Mode
M_IDL EQU    $E00         ; IRQD Mode Mask
M_IDL0 EQU    9           ; IRQD Mode Interrupt Priority Level
                        ; (low)
M_IDL1 EQU    10          ; IRQD Mode Interrupt Priority Level
                        ; (high)
M_IDL2 EQU    11          ; IRQD Mode Trigger Mode
M_D0L EQU    $3000        ; DMA0 Interrupt priority Level Mask
M_D0L0 EQU    12          ; DMA0 Interrupt Priority Level (low)
M_D0L1 EQU    13          ; DMA0 Interrupt Priority Level (high)
M_D1L EQU    $C000        ; DMA1 Interrupt Priority Level Mask
M_D1L0 EQU    14          ; DMA1 Interrupt Priority Level (low)
M_D1L1 EQU    15          ; DMA1 Interrupt Priority Level (high)
M_D2L EQU    $30000       ; DMA2 Interrupt priority Level Mask
M_D2L0 EQU    16          ; DMA2 Interrupt Priority Level (low)
M_D2L1 EQU    17          ; DMA2 Interrupt Priority Level (high)
M_D3L EQU    $C0000       ; DMA3 Interrupt Priority Level Mask
M_D3L0 EQU    18          ; DMA3 Interrupt Priority Level (low)
M_D3L1 EQU    19          ; DMA3 Interrupt Priority Level (high)
M_D4L EQU    $300000      ; DMA4 Interrupt priority Level Mask
M_D4L0 EQU    20          ; DMA4 Interrupt Priority Level (low)
M_D4L1 EQU    21          ; DMA4 Interrupt Priority Level (high)
M_D5L EQU    $C00000      ; DMA5 Interrupt priority Level Mask
M_D5L0 EQU    22          ; DMA5 Interrupt Priority Level (low)
M_D5L1 EQU    23          ; DMA5 Interrupt Priority Level (high)

;      Interrupt Priority Register Peripheral (IPRP)

```

Freescale Semiconductor, Inc.

```

M_HPL EQU $3 ; Host Interrupt Priority Level Mask
M_HPL0 EQU 0 ; Host Interrupt Priority Level (low)
M_HPL1 EQU 1 ; Host Interrupt Priority Level (high)
M_SOL EQU $C ; SSI0 Interrupt Priority Level Mask
M_SOL0 EQU 2 ; SSI0 Interrupt Priority Level (low)
M_SOL1 EQU 3 ; SSI0 Interrupt Priority Level (high)
M_SIL EQU $30 ; SSI1 Interrupt Priority Level Mask
M_SIL0 EQU 4 ; SSI1 Interrupt Priority Level (low)
M_SIL1 EQU 5 ; SSI1 Interrupt Priority Level (high)
M_SCL EQU $C0 ; SCI Interrupt Priority Level Mask
M_SCL0 EQU 6 ; SCI Interrupt Priority Level (low)
M_SCL1 EQU 7 ; SCI Interrupt Priority Level (high)
M_TOL EQU $300 ; TIMER Interrupt Priority Level Mask
M_TOL0 EQU 8 ; TIMER Interrupt Priority Level (low)
M_TOL1 EQU 9 ; TIMER Interrupt Priority Level (high)

```

```

;-----
;

```

B.6 TIMER MODULE EQUATES

```

; EQUATES for TIMER
;
;-----

; Register Addresses Of TIMER0

M_TCSR0 EQU $FFFF8F ; TIMER0 Control/Status Register
M_TLR0 EQU $FFFF8E ; TIMER0 Load Reg
M_T CPR0 EQU $FFFF8D ; TIMER0 Compare Register
M_TCR0 EQU $FFFF8C ; TIMER0 Count Register

; Register Addresses Of TIMER1

M_TCSR1 EQU $FFFF8B ; TIMER1 Control/Status Register
M_TLR1 EQU $FFFF8A ; TIMER1 Load Reg
M_T CPR1 EQU $FFFF89 ; TIMER1 Compare Register
M_TCR1 EQU $FFFF88 ; TIMER1 Count Register

; Register Addresses Of TIMER2

M_TCSR2 EQU $FFFF87 ; TIMER2 Control/Status Register
M_TLR2 EQU $FFFF86 ; TIMER2 Load Reg
M_T CPR2 EQU $FFFF85 ; TIMER2 Compare Register
M_TCR2 EQU $FFFF84 ; TIMER2 Count Register
M_TPLR EQU $FFFF83 ; TIMER Prescaler Load Register
M_TPCR EQU $FFFF82 ; TIMER Prescaler Count Register

; Timer Control/Status Register Bit Flags

```

Equates

```

M_TE EQU 0 ; Timer Enable
M_TOIE EQU 1 ; Timer Overflow Interrupt Enable
M_TCIE EQU 2 ; Timer Compare Interrupt Enable
M_TC EQU $F0 ; Timer Control Mask TC(3:0)
M_INV EQU 8 ; Inverter Bit
M_TRM EQU 9 ; Timer Restart Mode
M_DIR EQU 11 ; Direction Bit
M_DI EQU 12 ; Data Input
M_DO EQU 13 ; Data Output
M_PCE EQU 15 ; Prescaled Clock Enable
M_TOF EQU 20 ; Timer Overflow Flag
M_TCF EQU 21 ; Timer Compare Flag

```

```

; Timer Prescaler Register Bit Flags

```

```

M_PS EQU $600000 ; Prescaler Source Mask
M_PS0 EQU 21
M_PS1 EQU 22

```

```

; Timer Control Bits

```

```

M_TC0 EQU 4 ; Timer Control 0
M_TC1 EQU 5 ; Timer Control 1
M_TC2 EQU 6 ; Timer Control 2
M_TC3 EQU 7 ; Timer Control 3

```

```

;-----
;

```

B.7 DIRECT MEMORY ACCESS (DMA) EQUATES

```

; EQUATES for Direct Memory Access (DMA)
;
;-----

```

```

; Register Addresses Of DMA

```

```

M_DSTR EQU $FFFFF4 ; DMA Status Register
M_DOR0 EQU $FFFFF3 ; DMA Offset Register 0
M_DOR1 EQU $FFFFF2 ; DMA Offset Register 1
M_DOR2 EQU $FFFFF1 ; DMA Offset Register 2
M_DOR3 EQU $FFFFF0 ; DMA Offset Register 3

```

```

; Register Addresses Of DMA0

```

```

M_DSR0 EQU $FFFFEF ; DMA0 Source Address Register
M_DDR0 EQU $FFFFEE ; DMA0 Destination Address Register
M_DCO0 EQU $FFFFED ; DMA0 Counter
M_DCR0 EQU $FFFFEC ; DMA0 Control Register

```

```

;      Register Addresses Of DMA1

M_DSR1 EQU    $FFFFE8      ; DMA1 Source Address Register
M_DDR1 EQU    $FFFFEA      ; DMA1 Destination Address Register
M_DCO1 EQU    $FFFFE9      ; DMA1 Counter
M_DCR1 EQU    $FFFFE8      ; DMA1 Control Register

;      Register Addresses Of DMA2

M_DSR2 EQU    $FFFFE7      ; DMA2 Source Address Register
M_DDR2 EQU    $FFFFE6      ; DMA2 Destination Address Register
M_DCO2 EQU    $FFFFE5      ; DMA2 Counter
M_DCR2 EQU    $FFFFE4      ; DMA2 Control Register

;      Register Addresses Of DMA3

M_DSR3 EQU    $FFFFE3      ; DMA3 Source Address Register
M_DDR3 EQU    $FFFFE2      ; DMA3 Destination Address Register
M_DCO3 EQU    $FFFFE1      ; DMA3 Counter
M_DCR3 EQU    $FFFFE0      ; DMA3 Control Register

;      Register Addresses Of DMA4

M_DSR4 EQU    $FFFFDF      ; DMA4 Source Address Register
M_DDR4 EQU    $FFFFDE      ; DMA4 Destination Address Register
M_DCO4 EQU    $FFFFDD      ; DMA4 Counter
M_DCR4 EQU    $FFFFDC      ; DMA4 Control Register

;      Register Addresses Of DMA5

M_DSR5 EQU    $FFFFDB      ; DMA5 Source Address Register
M_DDR5 EQU    $FFFFDA      ; DMA5 Destination Address Register
M_DCO5 EQU    $FFFFD9      ; DMA5 Counter
M_DCR5 EQU    $FFFFD8      ; DMA5 Control Register

;      DMA Control Register

M_DSS      EQU    $3          ; DMA Source Space Mask
                        ; (DSS0-DSS1)
M_DSS0     EQU    0          ; DMA Source Memory space 0
M_DSS1     EQU    1          ; DMA Source Memory space 1
M_DDS      EQU    $C          ; DMA Destination Space Mask
                        ; (DDS-DDS1)
M_DDS0     EQU    2          ; DMA Destination Memory Space 0
M_DDS1     EQU    3          ; DMA Destination Memory Space 1
M_DAM      EQU    $3f0       ; DMA Address Mode Mask
                        ; (DAM5-DAM0)
M_DAM0     EQU    4          ; DMA Address Mode 0
M_DAM1     EQU    5          ; DMA Address Mode 1
M_DAM2     EQU    6          ; DMA Address Mode 2
M_DAM3     EQU    7          ; DMA Address Mode 3
M_DAM4     EQU    8          ; DMA Address Mode 4

```

Equates

```

M_DAM5      EQU      9           ; DMA Address Mode 5
M_D3D       EQU      10          ; DMA Three Dimensional Mode
M_DRS       EQU      $F800       ; DMA Request Source Mask (DRS0-DRS4)
M_DCON      EQU      16          ; DMA Continuous Mode
M_DPR       EQU      $60000      ; DMA Channel Priority
M_DPR0      EQU      17          ; DMA Channel Priority Level (low)
M_DPR1      EQU      18          ; DMA Channel Priority Level (high)
M_DTM       EQU      $380000     ; DMA Transfer Mode Mask
                                           ;(DIM2-DIM0)
M_DTM0      EQU      19          ; DMA Transfer Mode 0
M_DTM1      EQU      20          ; DMA Transfer Mode 1
M_DTM2      EQU      21          ; DMA Transfer Mode 2
M_DIE       EQU      22          ; DMA Interrupt Enable bit
M_DE        EQU      23          ; DMA Channel Enable bit
    
```

```

; DMA Status Register
    
```

```

M_DTD       EQU      $3F         ;Channel Transfer Done Status MASK
M_DTD0      EQU      0           ; DMA Channel Transfer Done Status 0
M_DTD1      EQU      1           ; DMA Channel Transfer Done Status 1
M_DTD2      EQU      2           ; DMA Channel Transfer Done Status 2
M_DTD3      EQU      3           ; DMA Channel Transfer Done Status 3
M_DTD4      EQU      4           ; DMA Channel Transfer Done Status 4
M_DTD5      EQU      5           ; DMA Channel Transfer Done Status 5
M_DACT      EQU      8           ; DMA Active State
M_DCH       EQU      $E00        ; DMA Active Channel Mask
                                           ; (DCH0DCH2)
M_DCH0      EQU      9           ; DMA Active Channel 0
M_DCH1      EQU      10          ; DMA Active Channel 1
M_DCH2      EQU      11          ; DMA Active Channel 2
    
```

```

;-----
;
    
```

B.8 PHASE LOCKED LOOP (PLL) EQUATES

```

; EQUATES for Phase Locked Loop (PLL)
;
;-----
    
```

```

; Register Addresses Of PLL
    
```

```

M_PCTL      EQU      $FFFFFFD    ; PLL Control Register
    
```

```

; PLL Control Register
    
```

```

M_MF        EQU      $FFF        ; Multiplication Factor Bits Mask (MF0-MF11)
M_DF        EQU      $7000       ; Division Factor Bits Mask (DF0-DF2)
M_XTLR      EQU      15         ; XTAL Range select bit
M_XTLD      EQU      16         ; XTAL Disable Bit
    
```

```

M_PSTP EQU 17 ; STOP Processing State Bit
M_PEN EQU 18 ; PLL Enable Bit
M_PCOD EQU 19 ; PLL Clock Output Disable Bit
M_PD EQU $F00000 ; PreDivider Factor Bits Mask (PD0-PD3)

```

```

;-----
;

```

B.9 BUS INTERFACE UNIT (BIU) EQUATES

```

; EQUATES for BIU
;
;-----

```

```

; Register Addresses Of BIU

```

```

M_BCR EQU $FFFFFFB ; Bus Control Register
M_DCR EQU $FFFFFFA ; DRAM Control Register
M_AAR0 EQU $FFFFFF9 ; Address Attribute Register 0
M_AAR1 EQU $FFFFFF8 ; Address Attribute Register 1
M_AAR2 EQU $FFFFFF7 ; Address Attribute Register 2
M_AAR3 EQU $FFFFFF6 ; Address Attribute Register 3
M_IDR EQU $FFFFFF5 ; ID Register

```

```

; Bus Control Register

```

```

M_BA0W EQU $1F ; Area 0 Wait Control Mask (BA0W0-BA0W4)
M_BA1W EQU $3E0 ; Area 1 Wait Control Mask (BA1W0-BA1W4)
M_BA2W EQU $1C00 ; Area 2 Wait Control Mask (BA2W0-BA2W4)
M_BA3W EQU $E000 ; Area 3 Wait Control Mask (BA3W0-BA3W4)
M_BDFW EQU $1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4)
M_BBS EQU 21 ; Bus State
M_BLH EQU 22 ; Bus Lock Hold
M_BRH EQU 23 ; Bus Request Hold

```

```

; DRAM Control Register

```

```

M_BCW EQU $3 ; In Page Wait States Bits Mask (BCW0-BCW1)
M_BRW EQU $C ; Out Of Page Wait States Bits Mask (BRW0-BRW1)
M_BPS EQU $300 ; DRAM Page Size Bits Mask (BPS0-BPS1)
M_BPLE EQU 11 ; Page Logic Enable
M_BME EQU 12 ; Mastership Enable
M_BRE EQU 13 ; Refresh Enable
M_BSTR EQU 14 ; Software Triggered Refresh
M_BRF EQU $7F8000 ; Refresh Rate Bits Mask (BRF0-BRF7)
M_BRP EQU 23 ; Refresh prescaler

```

```

; Address Attribute Registers

```

```

M_BAT EQU $3 ; External Access Type and Pin Definition Bits

```

Equates

```

;Mask BAT(1:0)
M_BAAP EQU 2 ; Address Attribute Pin Polarity
M_BPEN EQU 3 ; Program Space Enable
M_BXEN EQU 4 ; X Data Space Enable
M_BYEN EQU 5 ; Y Data Space Enable
M_BAM EQU 6 ; Address Muxing
M_BPAC EQU 7 ; Packing Enable
M_BNC EQU $F00 ; Number of Address Bits to Compare Mask
M_BAC EQU $FFF000 ; Address to Compare Bits Mask BAC(11:0)

; control and status bits in SR

M_CP EQU $c00000 ; mask for CORE-DMA priority bits in SR
M_CA EQU 0 ; Carry
M_V EQU 1 ; Overflow
M_Z EQU 2 ; Zero
M_N EQU 3 ; Negative
M_U EQU 4 ; Unnormalized
M_E EQU 5 ; Extension
M_L EQU 6 ; Limit
M_S EQU 7 ; Scaling Bit
M_I0 EQU 8 ; Interrupt Mask Bit 0
M_I1 EQU 9 ; Interrupt Mask Bit 1
M_S0 EQU 10 ; Scaling Mode Bit 0
M_S1 EQU 11 ; Scaling Mode Bit 1
M_SC EQU 13 ; Sixteen_Bit Compatibility
M_DM EQU 14 ; Double Precision Multiply
M_LF EQU 15 ; DO-Loop Flag
M_FV EQU 16 ; DO-Forever Flag
M_SA EQU 17 ; Sixteen-Bit Arithmetic
M_CE EQU 19 ; Instruction Cache Enable
M_SM EQU 20 ; Arithmetic Saturation
M_RM EQU 21 ; Rounding Mode
M_CP0 EQU 22 ; bit 0 of priority bits in SR
M_CP1 EQU 23 ; bit 1 of priority bits in SR

; control and status bits in OMR

M_CDP EQU $300 ; mask for CORE-DMA priority bits in OMR
M_MA EQU 0 ; Operating Mode A
M_MB EQU 1 ; Operating Mode B
M_MC EQU 2 ; Operating Mode C
M_MD EQU 3 ; Operating Mode D
M_EBD EQU 4 ; External Bus Disable bit in OMR
M_SD EQU 6 ; Stop Delay
M_MS EQU 7 ; Memory Switch bit in OMR
M_CDP0 EQU 8 ; bit 0 of priority bits in OMR
M_CDP1 EQU 9 ; bit 1 of priority bits in OMR
M_BEN EQU 10 ; Burst Enable
M_TAS EQU 11 ; TA Synchronize Select
M_BRT EQU 12 ; Bus Release Timing
M_ATE EQU 15 ; Address Tracing Enable bit in OMR.
M_XYS EQU 16 ; Stack Extension space select bit in OMR.

```

```

M_EUN EQU 17 ; Extended stack UNDERflow flag in OMR.
M_EOV EQU 18 ; Extended stack OVerflow flag in OMR.
M_WRP EQU 19 ; Extended WRaP flag in OMR.
M_SEN EQU 20 ; Stack Extension Enable bit in OMR.

```

B.10 INTERRUPT EQUATES

```

INTERRUPT EQUATES
;*****
;
; EQUATES for 56302 interrupts
;
; Last update: June 11 1995
;
;*****
        page      132,55,0,0,0
        opt       mex

integu ident 1,0

        if        @DEF(I_VEC)
;leave user definition as is.
        else
I_VEC EQU $0
        endif

;-----
; Non-Maskable interrupts
;-----
I_RESET EQU I_VEC+$00 ; Hardware RESET
I_STACK EQU I_VEC+$02 ; Stack Error
I_ILL EQU I_VEC+$04 ; Illegal Instruction
I_DBG EQU I_VEC+$06 ; Debug Request
I_TRAP EQU I_VEC+$08 ; Trap
I_NMI EQU I_VEC+$0A ; Non Maskable Interrupt

;-----
; Interrupt Request Pins
;-----
I_IRQA EQU I_VEC+$10 ; IRQA
I_IRQB EQU I_VEC+$12 ; IRQB
I_IRQC EQU I_VEC+$14 ; IRQC
I_IRQD EQU I_VEC+$16 ; IRQD

;-----
; DMA Interrupts
;-----
I_DMA0 EQU I_VEC+$18 ; DMA Channel 0
I_DMA1 EQU I_VEC+$1A ; DMA Channel 1
I_DMA2 EQU I_VEC+$1C ; DMA Channel 2
I_DMA3 EQU I_VEC+$1E ; DMA Channel 3

```

Equates

```

I_DMA4 EQU I_VEC+$20 ; DMA Channel 4
I_DMA5 EQU I_VEC+$22 ; DMA Channel 5

;-----
; Timer Interrupts
;-----
I_TIM0C EQU I_VEC+$24 ; TIMER 0 compare
I_TIM0OF EQU I_VEC+$26 ; TIMER 0 overflow
I_TIM1C EQU I_VEC+$28 ; TIMER 1 compare
I_TIM1OF EQU I_VEC+$2A ; TIMER 1 overflow
I_TIM2C EQU I_VEC+$2C ; TIMER 2 compare
I_TIM2OF EQU I_VEC+$2E ; TIMER 2 overflow

;-----
; ESSI Interrupts
;-----
I_SI0RD EQU I_VEC+$30 ; ESSI0 Receive Data
I_SI0RDE EQU I_VEC+$32 ; ESSI0 Receive Data With Exception Status
I_SI0RLS EQU I_VEC+$34 ; ESSI0 Receive last slot
I_SI0TD EQU I_VEC+$36 ; ESSI0 Transmit data
I_SI0TDE EQU I_VEC+$38 ; ESSI0 Transmit Data With Exception Status
I_SI0TLS EQU I_VEC+$3A ; ESSI0 Transmit last slot
I_SI1RD EQU I_VEC+$40 ; ESSI1 Receive Data
I_SI1RDE EQU I_VEC+$42 ; ESSI1 Receive Data With Exception Status
I_SI1RLS EQU I_VEC+$44 ; ESSI1 Receive last slot
I_SI1TD EQU I_VEC+$46 ; ESSI1 Transmit data
I_SI1TDE EQU I_VEC+$48 ; ESSI1 Transmit Data With Exception Status
I_SI1TLS EQU I_VEC+$4A ; ESSI1 Transmit last slot

;-----
; SCI Interrupts
;-----
I_SCIRD EQU I_VEC+$50 ; SCI Receive Data
I_SCIRDE EQU I_VEC+$52 ; SCI Receive Data With Exception Status
I_SCITD EQU I_VEC+$54 ; SCI Transmit Data
I_SCIIL EQU I_VEC+$56 ; SCI Idle Line
I_SCITM EQU I_VEC+$58 ; SCI Timer

;-----
; HOST Interrupts
;-----
I_HRDF EQU I_VEC+$60 ; Host Receive Data Full
I_HTDE EQU I_VEC+$62 ; Host Transmit Data Empty
I_HC EQU I_VEC+$64 ; Default Host Command

;-----
; INTERRUPT ENDING ADDRESS
;-----
I_INTEND EQU I_VEC+$FF ; last address of interrupt vector space

```



APPENDIX C

DSP56302 BSDL LISTING

```
-- MOTOROLA SSDL JTAG SOFTWARE
-- BSDL File Generated: Mon Apr 8 10:13:47 1996
--
-- Revision History:
--
entity DSP56302 is
  generic (PHYSICAL_PIN_MAP : string := "TQFP144");

  port (  DE_:inout    bit;
         SC02:inout   bit;
         SC01:inout   bit;
         SC00:inout   bit;
         STD0:inout   bit;
         SCK0:inout   bit;
```



```

-- MOTOROLA SSDT JTAG SOFTWARE
-- BSDL File Generated: Mon Apr 8 10:13:47 1996
--
-- Revision History:
--

entity DSP56302 is
    generic (PHYSICAL_PIN_MAP : string := "TQFP144");

    port (
        DE_:inout    bit;
        SC02:inout   bit;
        SC01:inout   bit;
        SC00:inout   bit;
        STD0:inout   bit;
        SCK0:inout   bit;
        SRD0:inout   bit;
        SRD1:inout   bit;
        SCK1:inout   bit;
        STD1:inout   bit;
        SC10:inout   bit;
        SC11:inout   bit;
        SC12:inout   bit;
        TXD:inout    bit;
        SCLK:inout   bit;
        RXD:inout    bit;
        TIO0:inout   bit;
        TIO1:inout   bit;
        TIO2:inout   bit;
        HAD:inout    bit_vector(0 to 7);
        HREQ:inout   bit;
        MODD:in      bit;
        MODC:in      bit;
        MODB:in      bit;
        MODA:in      bit;
        D:inout      bit_vector(0 to 23);
        A:out         bit_vector(0 to 17);
        EXTAL:in     bit;
        XTAL:linkage bit;
        RD_:out      bit;
        WR_:out      bit;
        AA:out       bit_vector(0 to 3);
        BR_:buffer   bit;
        BG_:in       bit;
        BB_:inout    bit;
        PCAP:linkage bit;
        RESET_:in    bit;
        PINIT:in     bit;
        TA_:in       bit;
        CAS_:out     bit;
        BCLK:out     bit;
        BCLK_:out    bit;
        CLKOUT:buffer bit;
        TRST_:in     bit;
    );

```

```

TDO:out      bit;
TDI:in       bit;
TCK:in       bit;
TMS:in       bit;
RESERVED:linkage bit_vector(0 to 1);
SGND:linkage bit_vector(0 to 1);
SVCC:linkage bit_vector(0 to 1);
QGND:linkage bit_vector(0 to 3);
QVCC:linkage bit_vector(0 to 3);
HGND:linkage bit;
HVCC:linkage bit;
DGND:linkage bit_vector(0 to 3);
DVCC:linkage bit_vector(0 to 3);
AGND:linkage bit_vector(0 to 3);
AVCC:linkage bit_vector(0 to 3);
JVCC:linkage bit;
JGND1:linkage bit;
JGND:linkage bit;
HACK:inout   bit;
HDS:inout    bit;
HRW:inout    bit;
CVCC:linkage bit_vector(0 to 1);
CGND:linkage bit_vector(0 to 1);
HCS:inout    bit;
HA9:inout    bit;
HA8:inout    bit;
HAS:inout    bit);

use STD_1149_1_1994.all;

attribute PIN_MAP of DSP56302 : entity is PHYSICAL_PIN_MAP;

constant TQFP144 : PIN_MAP_STRING :=
"SRD1:      1, " &
"STD1:      2, " &
"SC02:      3, " &
"SC01:      4, " &
"DE_ :      5, " &
"PINIT:     6, " &
"SRD0:      7, " &
"SVCC:      (8, 25), " &
"SGND:      (9, 26), " &
"STD0:      10, " &
"SC10:      11, " &
"SC00:      12, " &
"RXD:       13, " &
"TXD:       14, " &
"SCLK:      15, " &
"SCK1:      16, " &
"SCK0:      17, " &
"QVCC:      (18, 56, 91, 126), " &
"QGND:      (19, 54, 90, 127), " &
"RESERVED:  (49, 20), " &

```

"HDS: 21, " &
 "HRW: 22, " &
 "HACK: 23, " &
 "HREQ: 24, " &
 "TIO2: 27, " &
 "TIO1: 28, " &
 "TIO0: 29, " &
 "HCS: 30, " &
 "HA9: 31, " &
 "HA8: 32, " &
 "HAS: 33, " &
 "HAD: (43, 42, 41, 40, 37, 36, 35, 34), " &
 "HVCC: 38, " &
 "HGND: 39, " &
 "RESET_: 44, " &
 "JVCC: 45, " &
 "PCAP: 46, " &
 "JGND: 47, " &
 "JGND1: 48, " &
 "AA: (70, 69, 51, 50), " &
 "CAS_: 52, " &
 "XTAL: 53, " &
 "EXTAL: 55, " &
 "CVCC: (57, 65), " &
 "CGND: (58, 66), " &
 "CLKOUT: 59, " &
 "BCLK: 60, " &
 "BCLK_: 61, " &
 "TA_: 62, " &
 "BR_: 63, " &
 "BB_: 64, " &
 "WR_: 67, " &
 "RD_: 68, " &
 "BG_: 71, " &
 "A: (72, 73, 76, 77, 78, 79, 82, 83, 84, 85, 88, 89, 92, 93, 94, 97, 98, 99),
 " &
 "AVCC: (74, 80, 86, 95), " &
 "AGND: (75, 81, 87, 96), " &
 "D: (100, 101, 102, 105, 106, 107, 108, 109, 110, 113, 114, 115, 116, 117,
 118, 121, " &
 "122, 123, 124, 125, 128, 131, 132, 133), " &
 "DVCC: (103, 111, 119, 129), " &
 "DGND: (104, 112, 120, 130), " &
 "MODD: 134, " &
 "MODC: 135, " &
 "MODB: 136, " &
 "MODA: 137, " &
 "TRST_: 138, " &
 "TDO: 139, " &
 "TDI: 140, " &
 "TCK: 141, " &
 "TMS: 142, " &
 "SCL2: 143, " &

```

"SC11:      144 ";

attribute TAP_SCAN_IN    of    TDI : signal is true;
attribute TAP_SCAN_OUT  of    TDO : signal is true;
attribute TAP_SCAN_MODE of    TMS : signal is true;
attribute TAP_SCAN_RESET of TRST_ : signal is true;
attribute TAP_SCAN_CLOCK of    TCK : signal is (20.0e6, BOTH);

attribute INSTRUCTION_LENGTH of DSP56302 : entity is 4;

attribute INSTRUCTION_OPCODE of DSP56302 : entity is
"EXTEST      (0000)," &
"SAMPLE      (0001)," &
"IDCODE      (0010)," &
"CLAMP       (0101)," &
"HIGHZ       (0100)," &
"ENABLE_ONCE (0110)," &
"DEBUG_REQUEST(0111)," &
"BYPASS      (1111)";

attribute INSTRUCTION_CAPTURE of DSP56302 : entity is "0001";
attribute IDCODE_REGISTER    of DSP56302 : entity is
"0001"      & -- version
"000110"    & -- manufacturer's use
"0000000011" & -- sequence number
"00000001110" & -- manufacturer identity
"1";        -- 1149.1 requirement

attribute REGISTER_ACCESS of DSP56302 : entity is
"ONCE[8]    (ENABLE_ONCE,DEBUG_REQUEST)" ;

attribute BOUNDARY_LENGTH of DSP56302 : entity is 144;

attribute BOUNDARY_REGISTER of DSP56302 : entity is
-- num  cell  port      func      safe [ccell dis rslt]
"0      (BC_1, MODA,   input,    X)," &
"1      (BC_1, MODB,   input,    X)," &
"2      (BC_1, MODC,   input,    X)," &
"3      (BC_1, MODD,   input,    X)," &
"4      (BC_6, D(23),  bidir,   X,  13,  1,  Z)," &
"5      (BC_6, D(22),  bidir,   X,  13,  1,  Z)," &
"6      (BC_6, D(21),  bidir,   X,  13,  1,  Z)," &
"7      (BC_6, D(20),  bidir,   X,  13,  1,  Z)," &
"8      (BC_6, D(19),  bidir,   X,  13,  1,  Z)," &
"9      (BC_6, D(18),  bidir,   X,  13,  1,  Z)," &
"10     (BC_6, D(17),  bidir,   X,  13,  1,  Z)," &
"11     (BC_6, D(16),  bidir,   X,  13,  1,  Z)," &
"12     (BC_6, D(15),  bidir,   X,  13,  1,  Z)," &
"13     (BC_1, *,      control,  1)," &
"14     (BC_6, D(14),  bidir,   X,  13,  1,  Z)," &
"15     (BC_6, D(13),  bidir,   X,  13,  1,  Z)," &
"16     (BC_6, D(12),  bidir,   X,  26,  1,  Z)," &

```

```

"17 (BC_6, D(11),      bidir,  X, 26, 1, Z)," &
"18 (BC_6, D(10),     bidir,  X, 26, 1, Z)," &
"19 (BC_6, D(9),      bidir,  X, 26, 1, Z)," &
-- num cell port      func      safe [ccell dis rslt]
"20 (BC_6, D(8),      bidir,  X, 26, 1, Z)," &
"21 (BC_6, D(7),      bidir,  X, 26, 1, Z)," &
"22 (BC_6, D(6),      bidir,  X, 26, 1, Z)," &
"23 (BC_6, D(5),      bidir,  X, 26, 1, Z)," &
"24 (BC_6, D(4),      bidir,  X, 26, 1, Z)," &
"25 (BC_6, D(3),      bidir,  X, 26, 1, Z)," &
"26 (BC_1, *,         control, 1)," &
"27 (BC_6, D(2),      bidir,  X, 26, 1, Z)," &
"28 (BC_6, D(1),      bidir,  X, 26, 1, Z)," &
"29 (BC_6, D(0),      bidir,  X, 26, 1, Z)," &
"30 (BC_1, A(17),     output3, X, 33, 1, Z)," &
"31 (BC_1, A(16),     output3, X, 33, 1, Z)," &
"32 (BC_1, A(15),     output3, X, 33, 1, Z)," &
"33 (BC_1, *,         control, 1)," &
"34 (BC_1, A(14),     output3, X, 33, 1, Z)," &
"35 (BC_1, A(13),     output3, X, 33, 1, Z)," &
"36 (BC_1, A(12),     output3, X, 33, 1, Z)," &
"37 (BC_1, A(11),     output3, X, 33, 1, Z)," &
"38 (BC_1, A(10),     output3, X, 33, 1, Z)," &
"39 (BC_1, A(9),      output3, X, 33, 1, Z)," &
-- num cell port      func      safe [ccell dis rslt]
"40 (BC_1, A(8),      output3, X, 43, 1, Z)," &
"41 (BC_1, A(7),      output3, X, 43, 1, Z)," &
"42 (BC_1, A(6),      output3, X, 43, 1, Z)," &
"43 (BC_1, *,         control, 1)," &
"44 (BC_1, A(5),      output3, X, 43, 1, Z)," &
"45 (BC_1, A(4),      output3, X, 43, 1, Z)," &
"46 (BC_1, A(3),      output3, X, 43, 1, Z)," &
"47 (BC_1, A(2),      output3, X, 43, 1, Z)," &
"48 (BC_1, A(1),      output3, X, 43, 1, Z)," &
"49 (BC_1, A(0),      output3, X, 43, 1, Z)," &
"50 (BC_1, BG_,       input,  X)," &
"51 (BC_1, AA(0),     output3, X, 55, 1, Z)," &
"52 (BC_1, AA(1),     output3, X, 56, 1, Z)," &
"53 (BC_1, RD_,       output3, X, 64, 1, Z)," &
"54 (BC_1, WR_,       output3, X, 64, 1, Z)," &
"55 (BC_1, *,         control, 1)," &
"56 (BC_1, *,         control, 1)," &
"57 (BC_1, *,         control, 1)," &
"58 (BC_6, BB_,       bidir,  X, 57, 1, Z)," &
"59 (BC_1, BR_,       output2, X)," &
-- num cell port      func      safe [ccell dis rslt]
"60 (BC_1, TA_,       input,  X)," &
"61 (BC_1, BCLK_,     output3, X, 64, 1, Z)," &
"62 (BC_1, BCLK,      output3, X, 64, 1, Z)," &
"63 (BC_1, CLKOUT,    output2, X)," &
"64 (BC_1, *,         control, 1)," &
"65 (BC_1, *,         control, 1)," &
"66 (BC_1, *,         control, 1)," &

```

```

"67 (BC_1, *, control, 1)," &
"68 (BC_1, EXTAL, input, X)," &
"69 (BC_1, CAS_, output3, X, 65, 1, Z)," &
"70 (BC_1, AA(2), output3, X, 66, 1, Z)," &
"71 (BC_1, AA(3), output3, X, 67, 1, Z)," &
"72 (BC_1, RESET_, input, X)," &
"73 (BC_1, *, control, 1)," &
"74 (BC_6, HAD(0), bidir, X, 73, 1, Z)," &
"75 (BC_1, *, control, 1)," &
"76 (BC_6, HAD(1), bidir, X, 75, 1, Z)," &
"77 (BC_1, *, control, 1)," &
"78 (BC_6, HAD(2), bidir, X, 77, 1, Z)," &
"79 (BC_1, *, control, 1)," &
-- num cell port func safe [ccell dis rslt]
"80 (BC_6, HAD(3), bidir, X, 79, 1, Z)," &
"81 (BC_1, *, control, 1)," &
"82 (BC_6, HAD(4), bidir, X, 81, 1, Z)," &
"83 (BC_1, *, control, 1)," &
"84 (BC_6, HAD(5), bidir, X, 83, 1, Z)," &
"85 (BC_1, *, control, 1)," &
"86 (BC_6, HAD(6), bidir, X, 85, 1, Z)," &
"87 (BC_1, *, control, 1)," &
"88 (BC_6, HAD(7), bidir, X, 87, 1, Z)," &
"89 (BC_1, *, control, 1)," &
"90 (BC_6, HAS, bidir, X, 89, 1, Z)," &
"91 (BC_1, *, control, 1)," &
"92 (BC_6, HA8, bidir, X, 91, 1, Z)," &
"93 (BC_1, *, control, 1)," &
"94 (BC_6, HA9, bidir, X, 93, 1, Z)," &
"95 (BC_1, *, control, 1)," &
"96 (BC_6, HCS, bidir, X, 95, 1, Z)," &
"97 (BC_1, *, control, 1)," &
"98 (BC_6, TIO0, bidir, X, 97, 1, Z)," &
"99 (BC_1, *, control, 1)," &
-- num cell port func safe [ccell dis rslt]
"100 (BC_6, TIO1, bidir, X, 99, 1, Z)," &
"101 (BC_1, *, control, 1)," &
"102 (BC_6, TIO2, bidir, X, 101, 1, Z)," &
"103 (BC_1, *, control, 1)," &
"104 (BC_6, HREQ, bidir, X, 103, 1, Z)," &
"105 (BC_1, *, control, 1)," &
"106 (BC_6, HACK, bidir, X, 105, 1, Z)," &
"107 (BC_1, *, control, 1)," &
"108 (BC_6, HRW, bidir, X, 107, 1, Z)," &
"109 (BC_1, *, control, 1)," &
"110 (BC_6, HDS, bidir, X, 109, 1, Z)," &
"111 (BC_1, *, control, 1)," &
"112 (BC_6, SCK0, bidir, X, 111, 1, Z)," &
"113 (BC_1, *, control, 1)," &
"114 (BC_6, SCK1, bidir, X, 113, 1, Z)," &
"115 (BC_1, *, control, 1)," &
"116 (BC_6, SCLK, bidir, X, 115, 1, Z)," &
"117 (BC_1, *, control, 1)," &

```

```

"118 (BC_6, TXD,      bidir,  X,  117, 1,  Z)," &
"119 (BC_1, *,      control, 1)," &
-- num cell port      func      safe [ccell dis rslt]
"120 (BC_6, RXD,      bidir,  X,  119, 1,  Z)," &
"121 (BC_1, *,      control, 1)," &
"122 (BC_6, SC00,     bidir,  X,  121, 1,  Z)," &
"123 (BC_1, *,      control, 1)," &
"124 (BC_6, SC10,     bidir,  X,  123, 1,  Z)," &
"125 (BC_1, *,      control, 1)," &
"126 (BC_6, STD0,     bidir,  X,  125, 1,  Z)," &
"127 (BC_1, *,      control, 1)," &
"128 (BC_6, SRD0,     bidir,  X,  127, 1,  Z)," &
"129 (BC_1, PINIT,    input,  X)," &
"130 (BC_1, *,      control, 1)," &
"131 (BC_6, DE_,     bidir,  X,  130, 1,  Z)," &
"132 (BC_1, *,      control, 1)," &
"133 (BC_6, SC01,     bidir,  X,  132, 1,  Z)," &
"134 (BC_1, *,      control, 1)," &
"135 (BC_6, SC02,     bidir,  X,  134, 1,  Z)," &
"136 (BC_1, *,      control, 1)," &
"137 (BC_6, STD1,     bidir,  X,  136, 1,  Z)," &
"138 (BC_1, *,      control, 1)," &
"139 (BC_6, SRD1,     bidir,  X,  138, 1,  Z)," &
-- num cell port      func      safe [ccell dis rslt]
"140 (BC_1, *,      control, 1)," &
"141 (BC_6, SC11,     bidir,  X,  140, 1,  Z)," &
"142 (BC_1, *,      control, 1)," &
"143 (BC_6, SC12,     bidir,  X,  142, 1,  Z)";


```

end DSP56302;



APPENDIX D

PROGRAMMING REFERENCE



D.1 INTRODUCTION D-3

D.2 INTERNAL I/O MEMORY MAP D-4

D.3 INTERRUPT ADDRESSES AND SOURCES D-11

D.4 INTERRUPT PRIORITIES D-13

D.5 PROGRAMMING REFERENCE:

 CENTRAL PROCESSOR D-15

 PLL D-19

 HOST INTERFACE (HI08) D-20

 ENHANCED SYNCHRONOUS SERIAL INTERFACE
 (ESSI) D-26

 SERIAL COMMUNICATIONS INTERFACE D-30

 TIMERS D-33

 GENERAL PURPOSE I/O (GPIO) D-36

D.1 INTRODUCTION

This section has been compiled as a reference for programmers. It contains a table showing the addresses of all the DSP's memory-mapped peripherals, an exception priority table, and programming sheets for the major programmable registers on the DSP. The programming sheets are grouped in the following order: central processor, Phase Lock Loop, (PLL), Host Interface (HI08), Enhanced Synchronous Serial Interface (ESSI), Serial Communication Interface (SCI), Timer, and GPIO. Each sheet provides room to write in the value of each bit and the hexadecimal value for each register. The programmer can photocopy these sheets and reuse them for each application development project. For details on the instruction set of the DSP56300 family chips, see the *DSP56300 Family Manual*.

D.1.1 Peripheral Addresses

Table D-1 lists the memory addresses of all on-chip peripherals.

D.1.2 Interrupt Addresses

Table D-2 lists the interrupt starting addresses and sources.

D.1.3 Interrupt Priorities

Table D-3 lists the priorities of specific interrupts within interrupt priority levels.

D.1.4 Programming Sheets

The remaining figures describe the major programmable registers on the DSP56302.

D.2 INTERNAL I/O MEMORY MAP

Table D-1 Internal I/O Memory Map

Peripheral	16-Bit Address	24-Bit Address	Register Name
IPR	\$FFFF	\$FFFFFFF	Interrupt Priority Register Core (IPR-C)
	\$FFFFE	\$FFFFFFE	Interrupt Priority Register Peripheral (IPR-P)
PLL	\$FFFFD	\$FFFFFFD	PLL Control Register (PCTL)
OnCE	\$FFFC	\$FFFFFFC	OnCE GDB Register (OGDB)
BIU	\$FFFB	\$FFFFFFB	Bus Control Register (BCR)
	\$FFFA	\$FFFFFFA	DRAM Control Register (DCR)
	\$FFF9	\$FFFFFF9	Address Attribute Register 0 (AAR0)
	\$FFF8	\$FFFFFF8	Address Attribute Register 1 (AAR1)
	\$FFF7	\$FFFFFF7	Address Attribute Register 2 (AAR2)
	\$FFF6	\$FFFFFF6	Address Attribute Register 3 (AAR3)
	\$FFF5	\$FFFFFF5	ID Register (IDR)
DMA	\$FFF4	\$FFFFFF4	DMA Status Register (DSTR)
	\$FFF3	\$FFFFFF3	DMA Offset Register 0 (DOR0)
	\$FFF2	\$FFFFFF2	DMA Offset Register 1 (DOR1)
	\$FFF1	\$FFFFFF1	DMA Offset Register 2 (DOR2)
	\$FFF0	\$FFFFFF0	DMA Offset Register 3 (DOR3)
DMA0	\$FFEF	\$FFFFFFEF	DMA Source Address Register (DSR0)
	\$FFEE	\$FFFFFFEE	DMA Destination Address Register (DDR0)
	\$FFED	\$FFFFFFED	DMA Counter (DCO0)
	\$FFEC	\$FFFFFFEC	DMA Control Register (DCR0)

Table D-1 Internal I/O Memory Map (Continued)

Peripheral	16-Bit Address	24-Bit Address	Register Name
DMA1	\$FFE8	\$FFFFFFE8	DMA Control Register (DCR1)
	\$FFE9	\$FFFFFFE9	DMA Counter (DCO1)
	\$FFE7	\$FFFFFFE7	DMA Source Address Register (DSR1)
	\$FFE6	\$FFFFFFE6	DMA Destination Address Register (DDR1)
DMA2	\$FFE5	\$FFFFFFE5	DMA Counter (DCO2)
	\$FFE4	\$FFFFFFE4	DMA Control Register (DCR2)
	\$FFE3	\$FFFFFFE3	DMA Source Address Register (DSR2)
	\$FFE2	\$FFFFFFE2	DMA Destination Address Register (DDR2)
DMA3	\$FFE1	\$FFFFFFE1	DMA Counter (DCO3)
	\$FFE0	\$FFFFFFE0	DMA Control Register (DCR3)
	\$FFDF	\$FFFFFFDF	DMA Source Address Register (DSR3)
	\$FFDE	\$FFFFFFDE	DMA Destination Address Register (DDR3)
DMA4	\$FFDD	\$FFFFFFDD	DMA Counter (DCO4)
	\$FFDC	\$FFFFFFDC	DMA Control Register (DCR4)
	\$FFDB	\$FFFFFFDB	DMA Source Address Register (DSR4)
	\$FFDA	\$FFFFFFDA	DMA Destination Address Register (DDR4)
DMA5	\$FFD9	\$FFFFFFD9	DMA Counter (DCO5)
	\$FFD8	\$FFFFFFD8	DMA Control Register (DCR5)
	\$FFD7	\$FFFFFFD7	DMA Source Address Register (DSR5)
	\$FFD6	\$FFFFFFD6	DMA Destination Address Register (DDR5)

Table D-1 Internal I/O Memory Map (Continued)

Peripheral	16-Bit Address	24-Bit Address	Register Name
	\$FFD7	\$FFFFD7	Reserved
	\$FFD6	\$FFFFD6	Reserved
	\$FFD5	\$FFFFD5	Reserved
	\$FFD4	\$FFFFD4	Reserved
	\$FFD3	\$FFFFD3	Reserved
	\$FFD2	\$FFFFD2	Reserved
	\$FFD1	\$FFFFD1	Reserved
	\$FFD0	\$FFFFD0	Reserved
	\$FFCF	\$FFFFCF	Reserved
	\$FFCE	\$FFFFCE	Reserved
	\$FFCD	\$FFFFCD	Reserved
	\$FFCC	\$FFFFCC	Reserved
	\$FFCB	\$FFFFCB	Reserved
	\$FFCA	\$FFFFCA	Reserved
PORT B	\$FFC9	\$FFFFC9	Host Port GPIO Data Register (HDR)
	\$FFC8	\$FFFFC8	Host Port GPIO Direction Register (HDDR)
HI08	\$FFC7	\$FFFFC7	Host Transmit Register (HTX)
	\$FFC6	\$FFFFC6	Host Receive Register (HRX)
	\$FFC5	\$FFFFC5	Host Base Address Register (HBAR)
	\$FFC4	\$FFFFC4	Host Polarity Control Register (HPCR)
	\$FFC3	\$FFFFC3	Host Status Register (HSR)
	\$FFC2	\$FFFFC2	Host Control Register (HCR)
	\$FFC1	\$FFFFC1	Reserved
	\$FFC0	\$FFFFC0	Reserved

Table D-1 Internal I/O Memory Map (Continued)

Peripheral	16-Bit Address	24-Bit Address	Register Name
PORT C	\$FFBF	\$FFFFBF	Port C Control Register (PCRC)
	\$FFBE	\$FFFFBE	Port C Direction Register (PRRC)
	\$FFBD	\$FFFFBD	Port C GPIO Data Register (PDRC)
ESSI 0	\$FFBC	\$FFFFBC	ESSI 0 Transmit Data Register 0 (TX00)
	\$FFBB	\$FFFFBB	ESSI 0 Transmit Data Register 1 (TX01)
	\$FFBA	\$FFFFBA	ESSI 0 Transmit Data Register 2 (TX02)
	\$FFB9	\$FFFFB9	ESSI 0 Time Slot Register (TSR0)
	\$FFB8	\$FFFFB8	ESSI 0 Receive Data Register (RX0)
	\$FFB7	\$FFFFB7	ESSI 0 Status Register (SSISR0)
	\$FFB6	\$FFFFB6	ESSI 0 Control Register B (CRB0)
	\$FFB5	\$FFFFB5	ESSI 0 Control Register A (CRA0)
	\$FFB4	\$FFFFB4	ESSI 0 Transmit Slot Mask Register A (TSMA0)
	\$FFB3	\$FFFFB3	ESSI 0 Transmit Slot Mask Register B (TSMB0)
	\$FFB2	\$FFFFB2	ESSI 0 Receive Slot Mask Register A (RSMA0)
	\$FFB1	\$FFFFB1	ESSI 0 Receive Slot Mask Register B (RSMB0)
	\$FFB0	\$FFFFB0	Reserved
PORT D	\$FFAF	\$FFFFAF	Port D Control Register (PCRD)
	\$FFAE	\$FFFFAE	Port D Direction Register (PRRD)
	\$FFAD	\$FFFFAD	Port C GPIO Data Register (PDRD)

Table D-1 Internal I/O Memory Map (Continued)

Peripheral	16-Bit Address	24-Bit Address	Register Name
ESSI 1	\$FFAC	\$FFFFAC	ESSI 1 Transmit Data Register 0 (TX10)
	\$FFAB	\$FFFFAB	ESSI 1 Transmit Data Register 1 (TX11)
	\$FFAA	\$FFFFAA	ESSI 1 Transmit Data Register 2 (TX12)
	\$FFA9	\$FFFFA9	ESSI 1 Time Slot Register (TSR1)
	\$FFA8	\$FFFFA8	ESSI 1 Receive Data Register (RX1)
	\$FFA7	\$FFFFA7	ESSI 1 Status Register (SSISR1)
	\$FFA6	\$FFFFA6	ESSI 1 Control Register B (CRB1)
	\$FFA5	\$FFFFA5	ESSI 1 Control Register A (CRA1)
	\$FFA4	\$FFFFA4	ESSI 1 Transmit Slot Mask Register A (TSMA1)
	\$FFA3	\$FFFFA3	ESSI 1 Transmit Slot Mask Register B (TSMB1)
	\$FFA2	\$FFFFA2	ESSI 1 Receive Slot Mask Register A (RSMA1)
	\$FFA1	\$FFFFA1	ESSI 1 Receive Slot Mask Register B (RSMB1)
	\$FFA0	\$FFFFA0	Reserved
PORT E	\$FF9F	\$FFFF9F	Port E Control Register (PCRE)
	\$FF9E	\$FFFF9E	Port E Direction Register (PRRE)
	\$FF9D	\$FFFF9D	Port E GPIO Data Register (PDRE)

Table D-1 Internal I/O Memory Map (Continued)

Peripheral	16-Bit Address	24-Bit Address	Register Name
SCI	\$FF9C	\$FFFF9C	SCI Control Register (SCR)
	\$FF9B	\$FFFF9B	SCI Clock Control Register (SCCR)
	\$FF9A	\$FFFF9A	SCI Receive Data Register - High (SRXH)
	\$FF99	\$FFFF99	SCI Receive Data Register - Middle (SRXM)
	\$FF98	\$FFFF98	SCI Recieve Data Register - Low (SRXL)
	\$FF97	\$FFFF97	SCI Transmit Data Register - High (STXH)
	\$FF96	\$FFFF96	SCI Transmit Data Register - Middle (STXM)
	\$FF95	\$FFFF95	SCI Transmit Data Register - Low (STXL)
	\$FF94	\$FFFF94	SCI Transmit Address Register (STXA)
	\$FF93	\$FFFF93	SCI Status Register (SSR)
	\$FF92	\$FFFF92	Reserved
	\$FF91	\$FFFF91	Reserved
	\$FF90	\$FFFF90	Reserved

Table D-1 Internal I/O Memory Map (Continued)

Peripheral	16-Bit Address	24-Bit Address	Register Name
TRIPLE TIMER	\$FF8F	\$FFFF8F	Timer 0 Control/Status Register (TCSR0)
	\$FF8E	\$FFFF8E	Timer 0 Load Register (TLR0)
	\$FF8D	\$FFFF8D	Timer 0 Compare Register (TCPR0)
	\$FF8C	\$FFFF8C	Timer 0 Count Register (TCR0)
	\$FF8B	\$FFFF8B	Timer 1 Control/Status Register (TCSR1)
	\$FF8A	\$FFFF8A	Timer 1 Load Register (TLR1)
	\$FF89	\$FFFF89	Timer 1 Compare Register (TCPR1)
	\$FF88	\$FFFF88	Timer 1 Count Register (TCR1)
	\$FF87	\$FFFF87	Timer 2 Control/Status Register (TCSR2)
	\$FF86	\$FFFF86	Timer 2 Load Register (TLR2)
	\$FF85	\$FFFF85	Timer 2 Compare Register (TCPR2)
	\$FF84	\$FFFF84	Timer 2 Count Register (TCR2)
	\$FF83	\$FFFF83	Timer Prescaler Load Register (TPLR)
	\$FF82	\$FFFF82	Timer Prescaler Count Register (TPCR)
	\$FF81	\$FFFF81	Reserved
	\$FF80	\$FFFF80	Reserved

D.3 INTERRUPT ADDRESSES AND SOURCES

Table D-2 Interrupt Sources

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$00	3	Hardware $\overline{\text{RESET}}$
VBA:\$02	3	Stack Error
VBA:\$04	3	Illegal Instruction
VBA:\$06	3	Debug Request Interrupt
VBA:\$08	3	Trap
VBA:\$0A	3	Non-Maskable Interrupt ($\overline{\text{NMI}}$)
VBA:\$0C	3	Reserved
VBA:\$0E	3	Reserved
VBA:\$10	0-2	$\overline{\text{IRQA}}$
VBA:\$12	0-2	$\overline{\text{IRQB}}$
VBA:\$14	0-2	$\overline{\text{IRQC}}$
VBA:\$16	0-2	$\overline{\text{IRQD}}$
VBA:\$18	0-2	DMA Channel 0
VBA:\$1A	0-2	DMA Channel 1
VBA:\$1C	0-2	DMA Channel 2
VBA:\$1E	0-2	DMA Channel 3
VBA:\$20	0-2	DMA Channel 4
VBA:\$22	0-2	DMA Channel 5
VBA:\$24	0-2	TIMER 0 Compare
VBA:\$26	0-2	TIMER 0 Overflow
VBA:\$28	0-2	TIMER 1 Compare
VBA:\$2A	0-2	TIMER 1 Overflow
VBA:\$2C	0-2	TIMER 2 Compare
VBA:\$2E	0-2	TIMER 2 Overflow
VBA:\$30	0-2	ESSIO Receive Data
VBA:\$32	0-2	ESSIO Receive Data With Exception Status
VBA:\$34	0-2	ESSIO Receive Last Slot
VBA:\$36	0-2	ESSIO Transmit Data

Table D-2 Interrupt Sources (Continued)

Interrupt Starting Address	Interrupt Priority Level Range	Interrupt Source
VBA:\$38	0-2	ESSIO Transmit Data With Exception Status
VBA:\$3A	0-2	ESSIO Transmit Last Slot
VBA:\$3C	0-2	Reserved
VBA:\$3E	0-2	Reserved
VBA:\$40	0-2	ESSI1 Receive Data
VBA:\$42	0-2	ESSI1 Receive Data With Exception Status
VBA:\$44	0-2	ESSI1 Receive Last Slot
VBA:\$46	0-2	ESSI1 Transmit Data
VBA:\$48	0-2	ESSI1 Transmit Data With Exception Status
VBA:\$4A	0-2	ESSI1 Transmit Last Slot
VBA:\$4C	0-2	Reserved
VBA:\$4E	0-2	Reserved
VBA:\$50	0-2	SCI Receive Data
VBA:\$52	0-2	SCI Receive Data With Exception Status
VBA:\$54	0-2	SCI Transmit Data
VBA:\$56	0-2	SCI Idle Line
VBA:\$58	0-2	SCI Timer
VBA:\$5A	0-2	Reserved
VBA:\$5C	0-2	Reserved
VBA:\$5E	0-2	Reserved
VBA:\$60	0-2	Host Receive Data Full
VBA:\$62	0-2	Host Transmit Data Empty
VBA:\$64	0-2	Host Command (Default)
VBA:\$66	0-2	Reserved
:	:	:
VBA:\$FE	0-2	Reserved

Freescale Semiconductor, Inc.

D.4 INTERRUPT PRIORITIES

Table D-3 Interrupt Source Priorities within an IPL

Priority	Interrupt Source
Level 3 (Nonmaskable)	
Highest	Hardware $\overline{\text{RESET}}$
	Stack Error
	Illegal Instruction
	Debug Request Interrupt
	Trap
Lowest	Non-Maskable Interrupt
Levels 0, 1, 2 (Maskable)	
Highest	$\overline{\text{IRQA}}$ (External Interrupt)
	$\overline{\text{IRQB}}$ (External Interrupt)
	$\overline{\text{IRQC}}$ (External Interrupt)
	$\overline{\text{IRQD}}$ (External Interrupt)
	DMA Channel 0 Interrupt
	DMA Channel 1 Interrupt
	DMA Channel 2 Interrupt
	DMA Channel 3 Interrupt
	DMA Channel 4 Interrupt
	DMA Channel 5 Interrupt
	Host Command Interrupt
	Host Transmit Data Empty
	Host Receive Data Full
	ESSIO RX Data with Exception Interrupt

Table D-3 Interrupt Source Priorities within an IPL (Continued)

Priority	Interrupt Source
	ESSI0 RX Data Interrupt
	ESSI0 Receive Last Slot Interrupt
	ESSI0 TX Data With Exception Interrupt
	ESSI0 Transmit Last Slot Interrupt
	ESSI0 TX Data Interrupt
	ESSI1 RX Data With Exception Interrupt
	ESSI1 RX Data Interrupt
	ESSI1 Receive Last Slot Interrupt
	ESSI1 TX Data With Exception Interrupt
	ESSI1 Transmit Last Slot Interrupt
	ESSI1 TX Data Interrupt
	SCI Receive Data With Exception Interrupt
	SCI Receive Data
	SCI Transmit Data
	SCI Idle Line
	SCI Timer
	TIMER0 Overflow Interrupt
	TIMER0 Compare Interrupt
	TIMER1 Overflow Interrupt
	TIMER1 Compare Interrupt
	TIMER2 Overflow Interrupt
Lowest	TIMER2 Compare Interrupt

Application: _____

Date: _____

Programmer: _____

Sheet 1 of 5




Figure D-1 Status Register (SR)

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 5

Central Processor

Chip Operating Modes		
MOD(D:A)	Reset Vector	Description
0000	\$C00000	Expanded mode
X001	\$FF0000	Bootstrap from byte wide memory
X010	\$FF0000	Bootstrap through SCI
X011	—	Reserved
X100	\$FF0000	Host Bootstrap PCI mode (32-bit wide)
X101	\$FF0000	Host Bootstrap 16-bit wide UB mode (ISA)
X110	\$FF0000	Host Bootstrap 8-bit wide UB mode (dbl strb)
X111	\$FF0000	Host Bootstrap 8-bit wide UB mode (sgl strb)
1000	\$008000	Expanded mode

External Bus Disable _____

Stop Delay _____

Memory Switch Mode _____

Core-DMA Priority	
CDP(1:0)	Core-DMA Priority
00	Core vs DMA Priority
01	DMA accesses > Core
10	DMA accesses = Core
11	DMA accesses < Core

Burst Mode Enable _____

TA Synchronize Select _____

Bus Release Timing _____


Stack Extension Space Select _____

Extended Stack Underflow Flag _____

Extended Stack Overflow Flag _____

Extended Stack Wrap Flag _____

Stack Extension Enable _____



System Stack Control
Status Register (SCS)

Extended Chip Operating
Mode Register (COM)

Chip Operating Mode
Register (COM)

Operating Mode Register (OMR)

Read/Write

Reset = \$00030X

* = Reserved, Program as 0

X = Latched from levels on Mode pins


Figure D-2 Operating Mode Register (OMR)

Application: _____

Date: _____

Programmer: _____

Sheet 3 of 5




Application: _____

Date: _____

Programmer: _____

Sheet 4 of 5




Application: _____

Date: _____

Programmer: _____

Sheet 5 of 5



Application: _____


Date: _____

Programmer: _____

Sheet 1 of 6


HOST

Host Receive Data (usually Read by program)



Host Receive Data Register (HRX)
X:\$FFEC6 Read Only
Reset = empty

Host Transmit Data (usually Loaded by program)



Host Transmit Data Register (HTX)
X:\$FFEC7 Write Only
Reset = empty

Figure D-6 Host Receive and Host Transmit Data Registers

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 6




Figure D-7 Host Control and Host Status Registers

Application: _____ Date: _____

Programmer: _____

Sheet 3 of 6

HOST

Host Base Address Register (HBAR)
 X:\$FFFFC5
 Reset = \$80

15	...	8	7	6	5	4	3	2	1	0
*		*	BA10	BA9	BA8	BA7	BA6	BA5	BA4	BA3
0		0								

Host Request Open Drain		
HDRQ	HROD	HREN/HEW
0	0	1
0	1	1
1	0	1
1	1	1

Host Data Strobe Polarity
 0 = Strobe Active Low, 1 = Strobe Active High

Host Address Strobe Polarity
 0 = Strobe Active Low, 1 = Strobe Active High

Host Multiplexed Bus
 0 = Nonmultiplexed, 1 = Multiplexed

Host Dual Data Strobe
 0 = Singles Stroke, 1 = Dual Stoke

Host Chip Select Polarity
 0 = HCS Active Low
 HTRQ & HRRQ Enable
 1 = HCS Active High

Host Request Priority		
HDRQ	HRP	
0	0	HREQ Active Low
0	1	HREQ Active High
1	0	HTRQ,HRRQ Active Low
1	1	HTRQ,HRRQ Active High

Host Acknowledge Priority
 0 = HACK Active Low, 1 = HACK Active High

Host GPIO Port Enable
 0 = GPIO Pins Disable, 1 = GPIO Pin Enable

Host Address Line 8 Enable
 0 → HA8 = GPIO, 1 → HA8 = HA8

Host Address Line 9 Enable
 0 → HA9 = GPIO, 1 → HA9 = HA9

Host Chip Select Enable
 0 → HCS/HA10 = GPIO,
 1 → HCS/HA10 = HC8, if HMUX = 0
 1 → HCS/HA10 = HC10, if HMUX = 1

Host Request Enable
 0 → HREQ/HACK = GPIO,
 1 → HREQ = HREQ, if HDRQ = 0

Host Acknowledge Enable
 0 → HACK = GPIO
 If HDRQ & HREN = 1,
 HACK = HACK

Host Enable
 0 → HI08 Disable
 Pins = GPIO
 1 → HI08 Enable

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HAP	HRP	HCSP	HDSD	HMUX	HASP	HDSP	HROD	*	HEN	HAEN	HREN	HCSSEN	HA9EN	HA8EN	HGEN
								0							

* = Reserved, Program as 0

Figure D-8 Host Base Address and Host Port Control Registers


Freescale Semiconductor, Inc.

Application: _____

Date: _____

Programmer: _____

Sheet 4 of 6



Application: _____

Date: _____

Programmer: _____

Sheet 5 of 6

HOST





Figure D-10 Interrupt Vector and Command Vector Registers

Application: _____

Date: _____

Programmer: _____

Sheet 6 of 6




Figure D-11 Host Receive and Host Transmit Data Registers

Application: _____

Date: _____

Programmer: _____

Sheet 1 of 4




Figure D-12 ESSI Control Register A (CRA)

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 4




Figure D-13 ESSI Control Register B (CRB)

Application: _____

Date: _____

Programmer: _____

Sheet 4 of 4




Figure D-15 ESSR Transmit and Receive Slot Mask Registers (TSM, RSM)

Application: _____

Date: _____

Programmer: _____

Sheet 1 of 3




Figure D-16 SCI Control Register (SCR)

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 3





Figure D-17 SCI Status and Clock Control Registers (SSR, SCCR)

Application: _____ Date: _____

Programmer: _____

Sheet 3 of 3



Application: _____

Date: _____

Programmer: _____

Sheet 1 of 3




Figure D-19 Timer Prescaler Load/Count Register (TPLR, TPCR)

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 3




Figure D-20 Timer Control/Status Register (TCSR)

Application: _____

Date: _____

Programmer: _____

Sheet 3 of 3

Freescale Semiconductor, Inc.




Figure D-21 Timer Load, Compare, Count Registers (TLR, TCPR, TCR)

Application: _____

Date: _____

Programmer: _____

Sheet 1 of 4




Figure D-22 Host Data Direction and Host Data Registers (HDDR, HDR)

Application: _____

Date: _____

Programmer: _____

Sheet 2 of 4

Freescale Semiconductor, Inc.




Figure D-23 Port C Registers (PCRC, PRRC, PDR)

Application: _____ Date: _____

_____ Programmer: _____

Sheet 3 of 4

GPIO

Port D (ESSI1)

	23	...	6	5	4	3	2	1	0
Port D Control Register (PCRD)	*		*	PC5	PC4	PC3	PC2	PC1	PC0
	0		0						
X:\$FFFFAF									
ReadWrite									
Reset = \$0									

PCn = 1 → Port Pin configured as ESSI
 PCn = 0 → Port Pin configured as GPIO

	23	...	6	5	4	3	2	1	0
Port D Direction Register (PRRD)	*		*	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
	0		0						
X:\$FFFFAE									
ReadWrite									
Reset = \$0									

PDCn = 1 → Port Pin is Output
 PDCn = 0 → Port Pin is Input

	23	...	6	5	4	3	2	1	0
Port D GPIO Data Register (PDRD)	*		*	PD5	PD4	PD3	PD2	PD1	PD0
	0		0						
X:\$FFFFAD									
ReadWrite									
Reset = \$0									

port pin n is GPIO input, then PDn reflects the value on port pin n

if port pin n is GPIO output, then value written to PDn is reflected on port pin n

* = Reserved, Program as 0

Figure D-24 Port D Registers (PCRD, PRRD, PDRD)

Application: _____

Date: _____

Programmer: _____

Sheet 4 of 4

Freescale Semiconductor, Inc.




Figure D-25 Port E Registers (PCRE, PRRE, PDRE)

Numerics

5 V tolerance 2-3

A

A0–A17 signals 2-9

AA0–AA3 signals 2-10

adder

modulo 1-9

offset 1-9

reverse-carry 1-9

address attribute signals 2-10

address bus 2-3

signals 2-9

Address Generation Unit 1-9

addressing modes 1-10

AGU 1-9

ALC bit 7-13

Alignment Control bit (ALC) 7-13

applications 1-7

Asynchronous/Synchronous bit (SYN) 7-18

B

BA3–BA10 bits 6-12

barrel shifter 1-8

Base Address bits (BA3–BA10) 6-12

 \overline{BB} signal 2-13

BCLK signal 2-13

 \overline{BCLK} signal 2-13 \overline{BG} signal 2-12

bootstrap 4-4

bootstrap from byte-wide external memory 4-6

bootstrap program options

invoking 4-5

bootstrap ROM 3-7

bootstrap through HI08 (68302/68360) 4-9

bootstrap through HI08 (ISA) 4-7

bootstrap through HI08 (Multiplexed) 4-8

bootstrap through HI08 (non-multiplexed) 4-8

bootstrap through SCI 4-6

Boundary Scan Register (BSR) 11-7

 \overline{BR} signal 2-12

break 8-9

Breakpoint 0 and 1 Event bits (BT0–BT1) 10-14

Breakpoint 0 Condition Code Select bits

(CC00–CC01) 10-13

Breakpoint 0 Read/Write Select bits

(RW00–RW01) 10-12

Breakpoint 1 Condition Code Select bits

(CC10–CC11) 10-14

Breakpoint 1 Read/Write Select bits

(RW10–RW11) 10-13

BSR register 11-7

BT0–BT1 bits 10-14

bus

address 2-4

data 2-4

external address 2-8

external data 2-8

multiplexed 2-4

non-multiplexed 2-4

bus busy signal (\overline{BB}) 2-13bus clock not signal (\overline{BCLK}) 2-13

bus clock signal (BCLK) 2-13

bus control 2-3

bus grant signal (\overline{BG}) 2-12

bus parking 2-13

bus request signal (\overline{BR}) 2-12

buses

internal 1-13

BYPASS instruction 11-11

C \overline{CAS} signal 2-13

CC00–CC01 bits 10-13

CC10–CC11 bits 10-14

CD0–CD11 bits 8-16

Central Processing Unit (CPU) 1-3

CKP bit 7-18

CLAMP instruction 11-10

CLKGEN 1-11

CLKOUT signal 2-8

clock 1-7, 2-3

Clock Divider bits (CD0–CD11) 8-16

Clock Generator (CLKGEN) 1-11

Clock Out Divider bit (COD) 8-16

clock output signal (CLKOUT) 2-8

Clock Polarity bit (CKP) 7-18

clock signals 2-7

Clock Source Direction bit (SCKD) 7-16

CMOS 1-7

COD bit 8-16

code

compatible 1-7

column address strobe signal (\overline{CAS}) 2-13

Command Vector Register (CVR) 6-25

Core Status bits (OS0–OS1) 10-9

CRA register 7-10

D

bits 0–7—Prescale Modulus Select bits (PM0–PM7) 7-10
 bits 8–10—reserved bits 7-11
 bit 11—Prescaler Range bit (PSR) 7-11
 bits 12–16—Frame Rate Divider Control bits (DC4–DC0) 7-12
 bit 17—reserved bit 7-13
 bit 18—Alignment Control bit (ALC) 7-13
 bits 19–21—Word Length Control bits (WL0–WL1) 7-14
 bit 22—Select SC1 as Transmitter 0 Drive Enable bit (SSC1) 7-14
 bit 23—reserved bit 7-14
 reserved bits—bit 17 7-13
 reserved bits—bit 23 7-14
 reserved bits—bits 8–10 7-11
 CRB register
 bits 0–1—Serial Output Flag bits (OF0–OF1) 7-15
 bit 2—Serial Control 0 Direction bit (SCD0) 7-16
 bit 3—Serial Control 1 Direction bit (SCD1) 7-16
 bit 4—Serial Control 2 Direction bit (SCD2) 7-16
 bit 5—Clock Source Direction bit (SCKD) 7-16
 bit 6—Shift Direction bit (SHFD) 7-17
 bits 7–8—Frame Sync Length bits (FSL1–FSL0) 7-17
 bit 9—Frame Sync Relative Timing bit (FSR) 7-17
 bit 10—Frame Sync Polarity bit (FSP) 7-18
 bit 11—Clock Polarity bit (CKP) 7-18
 bit 12—Asynchronous/Synchronous bit (SYN) 7-18
 bit 13—ESSI Mode Select bit (MOD) 7-20
 bit 14—ESSI Transmit 2 Enable bit (TE2) 7-22
 bit 15—ESSI Transmit 1 Enable bit (TE1) 7-23
 bit 16—ESSI Transmit 0 Enable bit (TE0) 7-24
 bit 17—ESSI Receive Enable bit (RE) 7-26
 bit 18—ESSI Transmit Interrupt Enable bit (TIE) 7-26
 bit 19—ESSI Receive Interrupt Enable bit (RIE) 7-26
 bit 20—ESSI Transmit Last Slot Interrupt Enable bit (TLIE) 7-26
 bit 21—ESSI Receive Last Slot Interrupt Enable bit (RLIE) 7-27

bit 22—ESSI Transmit Exception Interrupt Enable bit (TEIE) 7-27
 bit 23—ESSI Receive Exception Interrupt Enable bit (REIE) 7-27
 crystal input 2-7
 CVR register 6-25
 bits 0–6—Host Vector bits (HV0–HV6) 6-25
 bit 7—Host Command bit (HC) 6-25

D

D0–D23 2-9
 data ALU 1-8
 registers 1-8
 data bus 2-3
 signals 2-9
 Data Input bit (DI) 9-13
 Data Output bit (DO) 9-14
 DC4–DC0 bits 7-12
 \overline{DE} signal 2-37, 10-4
 Debug Event signal (\overline{DE} signal) 10-4
 Debug mode
 in OnCE module 10-16
 DEBUG_REQUEST instruction 11-11
 executing during Stop state 10-17
 executing during Wait state 10-17
 executing in OnCE module 10-17
 DI bit 9-13
 DIR bit 9-13
 Direct Memory Access (DMA) 1-15
 Direction bit (DIR) 9-13
 Divide Factor (DF) 1-11
 DMA 1-15
 triggered by timer 9-27
 DO bit 9-14
 DO loop 1-10
 Double Host Request bit (HDRQ) 6-23
 DRAM 1-13
 DSP56300 core 1-3, 1-6
 DSP56300 Family Manual 1-3, 1-7
 DSP56303 Functional Signal Groupings 2-3
 signal groupings 2-3
 DSP56303 Technical Data 1-3

E

ENABLE_ONCE instruction 11-11
 Enhanced Synchronous Serial Interface (ESSI) 1-16, 2-3, 2-26, 2-29
 Enhanced Synchronous Serial Interface 0 2-25

Enhanced Synchronous Serial Interface 1 2-29

ESSI

after reset 7-36

asynchronous operating mode 7-41

frame sync length 7-42

frame sync polarity 7-42

frame sync selection 7-41

frame sync word length 7-42

GPIO functionality 7-44

initialization 7-36

interrupts 7-38

Network mode 7-40

Normal mode 7-40

operating mode 7-36

operating modes 7-40

Port Control Register (PCR) 7-44

Port Data Register (PDR) 7-45

Port Direction Register (PRR) 7-45

programming model 7-8

synchronous operating mode 7-41

ESSI Control Register A (CRA) 7-10

ESSI Mode Select bit (MOD) 7-20

ESSI Receive Data Register (RX) 7-33

ESSI Receive Enable bit (RE) 7-26

ESSI Receive Exception Interrupt Enable bit (REIE) 7-27

ESSI Receive Interrupt Enable bit (RIE) 7-26

ESSI Receive Last Slot Interrupt Enable bit (RLIE) 7-27

ESSI Receive Shift Register 7-33

ESSI Receive Slot Mask Registers (RSMA, RSMB) 7-35

ESSI Status Register (SSISR) 7-27

ESSI Time Slot Register (TSR) 7-34

ESSI Transmit 0 Enable bit (TE0) 7-24

ESSI Transmit 1 Enable bit (TE1) 7-23

ESSI Transmit 2 Enable bit (TE2) 7-22

ESSI Transmit Data registers (TX2, TX1, TX0) 7-34

ESSI Transmit Exception Interrupt Enable bit (TEIE) 7-27

ESSI Transmit Interrupt Enable bit (TIE) 7-26

ESSI Transmit Last Slot Interrupt Enable bit (TLIE) 7-26

ESSI Transmit Shift Registers 7-33

ESSI Transmit Slot Mask Registers (TSMA, TSMB) 7-34

ESSI0 2-25

ESSI0 (GPIO) 5-3

ESSI1 2-29

ESSI1 (GPIO) 5-4

EX bit 10-5

Exit Command bit (EX) 10-5

expanded mode 4-6

EXTAL 2-7

EXTAL signal 2-7

external address bus 2-8

external bus control 2-8, 2-11, 2-12

external clock/crystal input 2-7

external data bus 2-8

external interrupt request A signal 2-15

external interrupt request B signal 2-15

external interrupt request C signal 2-16

external interrupt request D signal 2-16

external memory expansion port 2-8

EXTTEST instruction 11-8

F

FE bit 8-15

Frame Rate Divider Control bits (DC4–DC0) 7-12

Frame Sync Length bits (FSL1–FSL0) 7-17

Frame Sync Polarity bit (FSP) 7-18

Frame Sync Relative Timing bit (FSR) 7-17

frame sync selection

ESSI 7-41

Framing Error Flag bit (FE) 8-15

frequency

operation 1-7

FSL1–FSL0 bits 7-17

FSP bit 7-18

FSR bit 7-17

G

general purpose input/output (GPIO) 2-34

Global Data Bus 1-13

GO Command bit (GO) 10-6

GPIO 1-15, 2-4, 2-34

on HI08 6-30

GPIO (ESSI0, Port C) 5-3

GPIO (ESSI1, Port D) 5-4

GPIO (HI08, Port B) 5-3

GPIO (SCI, Port E) 5-4

GPIO (Timer) 5-4

GPIO functionality

on ESSI 7-44

ground 2-3, 2-6

address bus 2-6

bus control 2-6

data bus 2-6

ESSI 2-6

H

host interface 2-6
 PLL 2-6
 quiet 2-6
 SCI 2-6
 timer 2-6

H

H0–H7 signals 2-18
 HA0 signal 2-18
 HA1 signal 2-19
 HA2 signal 2-19
 HA8 signal 2-19
 HA10 signal 2-22
 HA9 signal 2-19
 HA8EN bit 6-14
 HA9EN bit 6-14
 HAD0–HAD7 signals 2-18
 HAEN bit 6-14
 HAP bit 6-17
 hardware stack 1-10
 $\overline{\text{HAS}}$ /HAS 2-18
 HASP bit 6-15
 HBAR register 6-12
 bits 0–7—Base Address bits
 (BA3–BA10) 6-12
 reserved bits—bits 5–15 6-12
 HC bit 6-25
 HCIE bit 6-10
 HCP bit 6-11
 HCR register 6-9, 6-10
 bit 0—Host Receive Interrupt Enable bit
 (HRIE) 6-10
 bit 1—Host Transmit Interrupt Enable bit
 (HTIE) 6-10
 bit 2—Host Command Interrupt Enable bit
 (HCIE) 6-10
 bits 3, 4—Host Flag 2 and 3 bits (HF2,
 HF3) 6-10
 reserved bits—bits 5–15 6-11
 HCS signal 2-22
 HCSEN bit 6-14
 HCSP bit 6-16
 HDDR register 6-17
 HDDS bit 6-15
 HDR register 6-17
 HDRQ bit 6-23
 $\overline{\text{HDS}}$ signal 2-21
 HDSP bit 6-15

HEN bit 6-15
 HF0 bit 6-24
 HF0, HF1 bits 6-12
 HF1 bit 6-24
 HF2 bit 6-27
 HF2, HF3 bits 6-10
 HF3 bit 6-27
 HGEN bit 6-13
 HI08 1-16, 2-3, 2-16, 2-18, 2-19, 2-22, 6-3
 (GPIO) 5-3
 data transfer 6-31
 DSP core interrupts 6-19
 DSP side control registers 6-8
 DSP side data registers 6-8
 DSP side registers after reset 6-18
 DSP to host
 data word 6-4
 handshaking protocols 6-5
 interrupts 6-5
 mapping 6-4
 transfer modes 6-5
 external host programmer's model 6-20
 GPIO 6-30
 HI08 to DSP core interface 6-3
 HI08 to host processor interface 6-4
 Host Base Address Register (HBAR) 6-12
 Host Control Register (HCR) 6-9, 6-10
 Host Data Direction Register (HDDR) 6-17
 Host Data Register (HDR) 6-17
 Host Port Control Register (HPCR) 6-13
 Host Receive Data Register (HRX) 6-9
 host side
 Command Vector Register (CVR) 6-25
 Interface Control Register (ICR) 6-22
 Interface Status Register (ISR) 6-26
 Interface Vector Register (IVR) 6-28
 Receive Byte Registers (RXH, RXM,
 RXL) 6-28
 Transmit Byte Registers (TXH, TXM,
 TXL) 6-29
 host side registers after reset 6-30
 Host Status Register (HSR) 6-11
 host to DSP
 data word 6-3
 handshaking protocols 6-4
 instructions 6-4
 mapping 6-3
 transfer modes 6-3
 Host Transmit Data Register (HTX) 6-9

- polling 6-31
- registers 6-7
- servicing interrupts 6-33
- HI-Z instruction 11-10
- HLEND bit 6-24
- HMUX bit 6-15
- Host Acknowledge Enable bit (HAEN) 6-14
- Host Acknowledge Polarity bit (HAP) 6-17
- host acknowledge signal ($\overline{\text{HACK}}$ /HACK) 2-24
- host address 10 signal (HA10) 2-22
- host address 8 signal (HA8) 2-19
- host address 9 signal (HA9) 2-19
- host address input 0 signal (HA0) 2-18
- host address input 1 signal (HA1) 2-19
- host address input 2 signal (HA2) 2-19
- Host Address Line 8 Enable bit (HA8EN) 6-14
- Host Address Line 9 Enable bit (HA9EN) 6-14
- host address signal HAD0–HAD7) 2-18
- Host Address Strobe Polarity bit (HASP) 6-15
- host address strobe signal ($\overline{\text{HAS}}$ /HAS) signal 2-18
- Host Base Address Register (HBAR) 6-12
- Host Chip Select Enable bit (HCSEN) 6-14
- Host Chip Select Polarity bit (HCSP) 6-16
- host chip select signal (HCS) 2-22
- Host Command bit (HC) 6-25
- Host Command Interrupt Enable bit (HCIE) 6-10
- Host Command Pending bit (HCP) 6-11
- Host Control Register (HCR) 6-9, 6-10
- Host Data Direction Register (HDDR) 6-17
- Host Data Register (HDR) 6-17
- host data signal (H0–H7) 2-18
- Host Data Strobe Polarity bit (HDSP) 6-15
- host data strobe signal ($\overline{\text{HDS}}$ /HDS) 2-21
- Host Dual Data Strobe bit (HDDS) 6-15
- Host Enable bit (HEN) 6-15
- Host Flag 0 and 1 bits (HF0, HF1) 6-12
- Host Flag 0 bit (HF0) 6-24
- Host Flag 1 bit (HF1) 6-24
- Host Flag 2 and 3 bits (HF2, HF3) 6-10
- Host Flag 2 bit (HF2) 6-27
- Host Flag 3 bit (HF3) 6-27
- Host GPIO Port Enable bit (HGEN) 6-13
- Host Interface 1-16, 2-3, 2-16, 2-18, 2-19, 2-22, 6-3
- Host Little Endian bit (HLEND) 6-24
- Host Multiplexed Bus bit (HMUX) 6-15
- host port
 - configuration 2-17
 - usage considerations 2-16
- Host Port Control Register (HPCR) 6-13
- host read data signal ($\overline{\text{HRD}}$ /HRD) signal 2-20
- host read/write signal (HRW) 2-20
- Host Receive Data Full bit (HRDF) 6-11
- Host Receive Data Register (HRX) 6-9
- Host Receive Interrupt Enable bit (HRIE) 6-10
- Host Request
 - Double 2-4
 - Single 2-4
- Host Request Enable bit (HREN) 6-14
- Host Request Open Drain bit (HROD) 6-15
- Host Request Polarity bit (HRP) 6-16
- host request signal ($\overline{\text{HREQ}}$ /HREQ) 2-23
- Host Status Register (HSR) 6-11
- Host Transmit Data Empty bit (HTDE) 6-11
- Host Transmit Data Register (HTX) 6-9
- Host Transmit Interrupt Enable bit (HTIE) 6-10
- Host Vector bits (HV0–HV6) 6-25
- host write data signal ($\overline{\text{HWR}}$ /HWR) 2-21
- HPCR register 6-13
 - bit 0—Host GPIO Port Enable bit (HGEN) 6-13
 - bit 1—Host Address Line 8 bit (HA8EN) 6-14
 - bit 2—Host Address Line 9 bit (HA9EN) 6-14
 - bit 3—Host Chip Select Enable bit (HCSEN) 6-14
 - bit 4—Host Request Enable bit (HREN) 6-14
 - bit 5—Host Acknowledge Enable bit (HAEN) 6-14
 - bit 6—Host Enable bit (HEN) 6-15
 - bit 7—reserved bit 6-15
 - bit 8—Host Request Open Drain bit (HROD) 6-15
 - bit 9—Host Data Strobe Polarity bit (HDSP) 6-15
 - bit 10—Host Address Strobe Polarity bit (HASP) 6-15
 - bit 11—Host Multiplexed Bus bit (HMUX) 6-15
 - bit 12—Host Dual Data Strobe bit (HDDS) 6-15
 - bit 13—Host Chip Select Polarity bit (HCSP) 6-16
 - bit 14—Host Request Polarity bit (HRP) 6-16
 - bit 15—Host Acknowledge Polarity bit (HAP) 6-17
 - reserved bit—bit 7 6-15
- $\overline{\text{HRD}}$ /HRD 2-20
- HRDF bit 6-11
- HREN bit 6-14

I
 HREQ bit 6-27
 HRIE bit 6-10
 HROD bit 6-15
 HRP bit 6-16
 $\overline{\text{HRRQ}}$ /HRRQ 2-24
 HRW 2-20
 HRX register 6-9
 HSR register 6-11
 bit 0—Host Receive Data Full bit (HRDF) 6-11
 bit 1—Host Transmit Data Empty bit (HTDE) 6-11
 bit 2—Host Command Pending bit (HCP) 6-11
 bits 3, 4—Host Flag 0 and 1 bits (HF0, HF1) 6-12
 reserved bits—bits 5–15 6-12
 HTDE bit 6-11
 HTIE bit 6-10
 $\overline{\text{HTRQ}}$ /HTRQ 2-23
 HTX register 6-9
 HV0–HV6 bits 6-25
 $\overline{\text{HWR}}$ /HWR signal 2-21

I
 ICR register 6-22
 bit 0—Receive Request Enable bit (RREQ) 6-23
 bit 1—Transmit Request Enable bit (TREQ) 6-23
 bit 2—Double Host Request bit (HDRQ) 6-23
 bit 3—Host Flag 0 bit (HF0) 6-24
 bit 4—Host Flag 1 bit (HF1) 6-24
 bit 5—Host Little Endian bit (HLEND) 6-24
 bit 6—reserved bit 6-24
 bit 7—Initialize bit (INIT) 6-24
 reserved bit—bit 6 6-24
 IDCODE instruction 11-9
 IDLE bit 8-14
 Idle Line Flag bit (IDLE) 8-14
 Idle Line Interrupt Enable bit (ILIE) 8-11
 IF0 bit 7-28
 IF1 bit 7-28
 ILIE bit 8-11
 IME bit 10-8
 INIT bit 6-24
 Initialize bit (INIT) 6-24
 instruction cache 3-3

location 3-8
 instruction set 1-7
 Interface Control Register (ICR) 6-22
 Interface Status Register (ISR) 6-26
 Interface Vector Register (IVR) 6-28
 internal buses 1-13
 interrupt 1-10
 ESSI 7-38
 HI08 6-19
 priority levels 4-12
 servicing on HI08 6-33
 sources 4-9
 interrupt and mode control 2-3, 2-14, 2-15
 interrupt control 2-14, 2-15
 Interrupt Mode Enable bit (IME) 10-8
 Interrupt Priority Register P (IPR—P) 4-13
 INV bit 9-11
 Inverter bit (INV) 9-11
 IPR—P 4-13
 ISR Host Request bit (HREQ) 6-27
 ISR register 6-26
 bit 0—Receive Data Register Full bit (RXDF) 6-26
 bit 1—Transmit Data Register Empty bit (TXDE) 6-26
 bit 2—Transmitter Ready bit (TRDY) 6-27
 bit 3—Host Flag 2 bit (HF2) 6-27
 bit 4—Host Flag 3 bit (HF3) 6-27
 bit 5—reserved bit 6-27
 bit 6—reserved bit 6-27
 bit 7—ISR Host Request bit (HREQ) 6-27
 reserved bits—bits 5,6 6-27
 IVR register 6-28

J
 Joint Test Action Group (JTAG) 11-3
 JTAG 1-7, 1-11, 2-35
 JTAG instructions
 BYPASS instruction 11-11
 CLAMP instruction 11-10
 DEBUG_REQUEST instruction 11-11
 ENABLE_ONCE instruction 11-11
 EXTEST instruction 11-8
 HI-Z instruction 11-10
 IDCODE instruction 11-9
 SAMPLE/PRELOAD instruction 11-9
 JTAG/OnCE Interface signals
 Debug Event signal ($\overline{\text{DE}}$ signal) 10-4

L

LA register 1-10
 LC register 1-11
 logic 1-7
 Loop Address register (LA) 1-10
 Loop Counter register (LC) 1-11

M

MAC 1-9
 Manual Conventions 1-5
 MBO bit 10-9
 MBS0–MBS1 bits 10-12
 memory
 bootstrap ROM 3-7
 enabling breakpoints 10-18
 expansion 1-13
 external expansion port 1-13
 maps 3-9
 off-chip 1-13
 on-chip 1-12
 program RAM 3-6
 X data RAM 3-6
 Y data RAM 3-7
 Memory Breakpoint Occurrence bit (MBO) 10-9
 Memory Breakpoint Select bits
 (MBS0–MBS1) 10-12
 memory configuration 3-7
 memory spaces 3-7
 RAM 3-8
 MF bits 4-18
 MIPS 1-7
 MOD bit 7-20
 MODA/ $\overline{\text{IRQA}}$ 2-15
 MODB/ $\overline{\text{IRQB}}$ 2-15
 MODC/ $\overline{\text{IRQC}}$ 2-16
 MODD/ $\overline{\text{IRQD}}$ 2-16
 mode control 2-14, 2-15
 Mode Select bit (MOD) 7-20
 mode select A signal 2-15
 mode select B signal 2-15
 mode select C signal 2-16
 mode select D signal 2-16
 modulo adder 1-9
 multiplexed bus 2-4
 Multiplication Factor bits (MF) 4-18
 multiplier-accumulator (MAC) 1-8, 1-9

N

non-maskable interrupt 2-8
 non-multiplexed bus 2-4

O

OBCR register 10-12
 bits 0–1—Memory Breakpoint Select bits
 (MBS0–MBS1) 10-12
 bits 2–3—Breakpoint 0 Read/Write Select
 bits (RW00–RW01) 10-12
 bits 4–5—Breakpoint 0 Condition Code
 Select bits (CC00–CC01) 10-13
 bits 6–7—Breakpoint 1 Read/Write Select
 bits (RW10–RW11) 10-13
 bits 8–9—Breakpoint 1 Condition Code
 Select bits (CC10–CC11) 10-14
 bits 10–11—Breakpoint 0 and 1 Event Select
 bits (BT0–BT1) 10-14
 reserved bits—bits 12–15 10-15
 OCR register
 bits 0–4—Register Select bits (RS0–RS4) 10-5
 bit 5—Exit Command bit (EX) 10-5
 bit 6—GO Command bit (GO) 10-6
 bit 7—Read/Write Command bit
 (R/ $\overline{\text{W}}$) 10-6
 ODEC 10-8
 OF0–OF1 bits 7-15
 offset adder 1-9
 OGDBR register 10-20
 OMAC0 comparator 10-11
 OMAC1 comparator 10-11
 OMAL register 10-11
 OMBC counter 10-14
 OMLR0 register 10-11
 OMLR1 register 10-11
 OMR register 1-11
 OnCE 1-4, 1-7
 commands 10-23
 controller 10-4
 trace logic 10-15
 OnCE Breakpoint Control Register (OBCR) 10-12
 OnCE Command Register (OCR) 10-5
 OnCE Decoder (ODEC) 10-8
 OnCE GDB Register (OGDBR) 10-20
 OnCE Memory Address Comparator 0
 (OMAC0) 10-11
 OnCE Memory Address Comparator 1
 (OMAC1) 10-11

P

- OnCE Memory Address Latch register (OMAL) 10-11
- OnCE Memory Breakpoint Counter (OMBC) 10-14
- OnCE Memory Limit Register 0 (OMLR0) 10-11
- OnCE Memory Limit Register 1 (OMLR1) 10-11
- OnCE module 1-12, 10-3
 - checking for Debug mode 10-24
 - displaying a specified register 10-26
 - displaying X data memory 10-26
 - interaction with JTAG port 10-29
 - polling the JTAG Instruction Shift register 10-24
 - reading the Trace buffer 10-25
 - returning to Normal mode 10-28
 - saving pipeline information 10-25
- OnCE PAB Register for Decode Register (OPABDR) 10-20
- OnCE PAB Register for Execute (OPABEX) 10-21
- OnCE PAB Register for Fetch Register (OPABFR) 10-20
- OnCE PIL Register (OPILR) 10-19
- OnCE Program Data Bus Register (OPDBR) 10-19
- OnCE Status and Control Register (OSCR) 10-8
- OnCE Trace Counter (OTC) 10-16
- OnCE/JTAG
 - debug event signal (\overline{DE}) 2-37
 - test clock signal (TCK) 2-35
 - test data input signal (TDI) 2-35
 - test data output signal (TDO) 2-36
 - test mode select signal (TMS) 2-36
- OnCE/JTAG port 2-3
- On-Chip Emulation (OnCE) module 1-12
- On-Chip Emulation module 10-3
- on-chip memory 1-12
 - program 3-6
 - X data RAM 3-6
 - Y data RAM 3-7
- OPABDR register 10-20
- OPABEX register 10-21
- OPABFR register 10-20
- OPDBR register 10-19
- Operating 4-3
- operating mode 4-3, 4-4
 - bootstrap from byte-wide external memory 4-6
 - bootstrap through HI08 (68302/68360) 4-9
 - bootstrap through HI08 (ISA) 4-7
 - bootstrap through HI08 (multiplexed) 4-8
 - bootstrap through HI08 (non-multiplexed) 4-8
 - bootstrap through SCI 4-6
 - ESSI 7-36, 7-40
 - expanded 4-6
 - expanded mode 4-9
- Operating Mode Register (OMR) 1-11
- operating modes 4-3
- OPILR register 10-19
- OR bit 8-14
- OS0–OS1 bits 10-9
- OSCR register 10-8
 - bit 0—Trace Mode Enable bit (TME) 10-8
 - bit 1—Interrupt Mode Enable bit (IME) 10-8
 - bit 2—Software Debug Occurrence bit (SWO) 10-8
 - bit 3—Memory Breakpoint Occurrence bit (MBO) 10-9
 - bit 4—Trace Occurrence bit (TO) 10-9
 - bit 5—reserved bit 10-9
 - bits 6–7—Core Status bits (OS0–OS1) 10-9
 - reserved bits—bits 8–23 10-9
- OTC counter 10-16
- Overrun Error Flag bit (OR) 8-14

P

- PAB 1-13
- PAG 1-10
- Parity Error bit (PE) 8-14
- PB0–PB7 signals 2-18
- PB10 signal 2-19
- PB11 signal 2-20
- PB12 signal 2-21
- PB13 signal 2-22
- PB14 signal 2-23
- PB15 signal 2-24
- PB8 signal 2-18
- PB9 signal 2-19
- PC register 1-10
- PC0 signal 2-25
- PC0–PC20 bits 9-9
- PC1 signal 2-25
- PC2 signal 2-26
- PC3 signal 2-27
- PC4 signal 2-27
- PC5 signal 2-28
- PCAP signal 2-7

- PCE bit 9-14
- PCRC register 7-44
- PCRD register 7-44
- PCRE register 8-27
- PCTL register
 - bits 0–11—Multiplication Factor bits (MF0–MF11) 4-18
 - bit 16—XTAL Disable bit (XTLD) 4-18
 - bits 20–23—PreDivider Factor bits (PD0–PD3) 4-18
- PCU 1-10
- PD bits 4-18
- PD0 signal 2-29
- PD1 signal 2-29
- PD2 signal 2-30
- PD3 signal 2-31
- PD4 signal 2-31
- PD5 signal 2-32
- PDB 1-13
- PDC 1-10
- PDRC register 7-45
- PDRD register 7-45
- PDRE register 8-28
- PE bit 8-14
- PE0 signal 2-33
- PE1 signal 2-33
- PE2 signal 2-33
- Peripheral I/O Expansion Bus 1-13
- PIC 1-10
- PINIT/ $\overline{\text{NMI}}$ 2-8
 - PLL initial 2-8
- PL0-PL20 bits 9-7
- PL21-PL22 bits 9-7
- PLL 1-11, 2-3
- PLL capacitor signal 2-7
- PLL initialize signal 2-8
- PLL signals 2-7
- PM0–PM7 bits 7-10
- Port A 2-3, 2-8
- Port B 2-3, 2-4, 2-19, 5-3
 - port B 10 signal (PB10) 2-19
 - port B 11 signal (PB11) 2-20
 - port B 12 signal (PB12) 2-21
 - port B 13 signal (PB13) 2-22
 - port B 14 signal (PB14) 2-23
 - port B 15 signal (PB15) 2-24
 - port B 8 signal (PB8) 2-18
 - port B 9 signal (PB9) 2-19
 - port B signal (PB0–PB7) 2-18
- Port C 2-3, 2-25, 2-26, 2-29, 5-3
 - port C 0 signal (PC0) 2-25
 - port C 1 signal (PC1) 2-25
 - port C 2 signal (PC2) 2-26
 - port C 3 signal (PC3) 2-27
 - port C 4 signal (PC4) 2-27
 - port C 5 signal (PC5) 2-28
- Port C Control Register (PCRC) 7-44
- Port C Data Register (PDRC) 7-45
- Port C Direction Register (PRRC) 7-45
- Port D 2-3, 2-29, 5-4
 - port D 0 signal (PD0) 2-29
 - port D 1 signal (PD1) 2-29
 - port D 2 signal (PD2) 2-30
 - port D 3 signal (PD3) 2-31
 - port D 4 signal (PD4) 2-31
 - port D 5 signal (PD5) 2-32
- Port D Control Register (PCRD) 7-44
- Port D Data Register (PDRD) 7-45
- Port D Direction Register (PRRD) 7-45
- Port E 2-3, 2-33, 5-4
 - port E 0 signal (PE0) 2-33
 - port E 1 signal (PE1) 2-33
 - port E 2 signal (PE2) 2-33
- Port E Control Register (PCRE) 8-27
- Port E Data Register (PDRE) 8-28
- Port E Direction Register (PRRE) 8-28
- power 2-3, 2-5
 - ground 2-6
 - low 1-7
 - management 1-7
 - standby modes 1-7
- power input
 - address bus 2-5
 - bus control 2-5
 - data bus 2-5
 - ESSI 2-5
 - host interface 2-5
 - PLL 2-5
 - quiet 2-5
 - SCI 2-5
 - timer 2-5
- PreDivider Factor bits (PD) 4-18
- Prescale Modulus Select bits (PM0–PM7) 7-10
- Prescaler Clock Enable bit (PCE) 9-14
- Prescaler Counter 9-7
- Prescaler Counter Value bits (PC0–PC20) 9-9
- Prescaler Load Value bits (PL0–PL20) 9-7
- Prescaler Range bit (PSR) 7-11
- Prescaler Source bits (PL21–PL22) 9-7
- Program Address Bus (PAB) 1-13
- Program Address Generator (PAG) 1-10
- Program Control Unit (PCU) 1-10

R

Program Counter register (PC) 1-10
 Program Data Bus (PDB) 1-13
 Program Decode Controller (PDC) 1-10
 Program Interrupt Controller (PIC) 1-10
 Program Memory Expansion Bus 1-13
 program RAM 3-6
 Programming Sheets — See Appendix B
 PRRC register 7-45
 PRRD register 7-45
 PRRE register 8-28
 PSR bit 7-11

R

R/ \overline{W} bit 10-6
 R8 bit 8-15
 $\overline{RAS0}$ – $\overline{RAS3}$ signals 2-10
 RCM bit 8-17
 \overline{RD} signal 2-10
 RDF bit 7-30
 RDRF bit 8-14
 RE bit 7-26, 8-10
 read enable signal (\overline{RD}) 2-10
 Read/Write Command bit (R/ \overline{W}) 10-6
 Receive Byte Registers (RXH, RXM, RXL) 6-28
 Receive Clock Mode Source bit (RCM) 8-17
 Receive Data Register (RX) 7-33
 Receive Data Register Full bit (RDF) 7-30
 Receive Data Register Full bit (RDRF) 8-14
 Receive Data Register Full bit (RXDF) 6-26
 Receive Data signal (RXD) 8-4
 Receive Exception Interrupt Enable bit (REIE) 7-27
 Receive Frame Sync Flag bit (RFS) 7-28
 receive host request signal (\overline{HRRQ} /HRRQ) 2-24
 Receive Interrupt Enable bit (RIE) 7-26, 8-12
 Receive Last Slot Interrupt Enable bit (RLIE) 7-27
 Receive Request Enable bit (RREQ) 6-23
 Receive Shift Register 7-33
 Receive Slot Mask Registers (RSMA, RSMB) 7-35
 Received Bit 8 Address bit (R8) 8-15
 Receiver Enable bit (RE) 8-10
 Receiver Overrun Error Flag bit (ROE) 7-29
 Receiver Wakeup Enable bit (SBK) 8-10
 Register Select bits (RS0–RS4) 10-5
 REIE bit 7-27, 8-13
 reserved bits
 in CRA register 7-11, 7-13, 7-14
 in HBAR register

bits 5–15 6-12
 in HCR register
 bits 5–15 6-11
 in HPC register
 bit 7 6-15
 in HSR register
 bits 5–15 6-12
 in ICR register
 bit 6 6-24
 in ISR register
 bit 5 6-27
 bit 6 6-27
 in OBCR register
 bits 12–15 10-15
 in OSCR register
 bit 5, bits 8–23 10-9
 in TCSR register
 bits 3, 10, 14, 16–19, 22, 23 9-15
 in TPCR 9-9
 in TPLR 9-8

\overline{RESET} 2-14
 reset signal 2-14
 reverse-carry adder 1-9
 RFS bit 7-28
 RIE bit 7-26, 8-12
 RLIE bit 7-27
 ROE bit 7-29
 ROM
 bootstrap 3-7
 row address strobe signals $\overline{RAS0}$ – $\overline{RAS3}$ 2-10
 RREQ bit 6-23
 RS0–RS4 bits 10-5
 RSMA, RSMB registers 7-35
 RW00–RW01 bits 10-12
 RW10–RW11 bits 10-13
 RWU bit 8-10
 RX register 7-33
 RXD 2-33
 RXD signal 8-4
 RXDF bit 6-26
 RXH, RXM, RXL registers 6-28

S

SAMPLE/PRELOAD instruction 11-9
 SBK bit 8-9
 SC register 1-11
 SC0 signal 7-6, 7-8
 SC00 signal 2-25

- SC01 signal 2-25
- SC02 signal 2-26
- SC1 signal 7-7
- SC10 2-29
- SC11 2-29
- SC12 2-30
- SCCR register 8-15
 - bits 0–11—Clock Divider bits (CD0–CD11) 8-16
 - bit 12—Clock Out Divider bit (COD) 8-16
 - bit 13—SCI Clock Prescaler bit (SCP) 8-17
 - bit 14—Receive Clock Mode Source bit (RCM) 8-17
 - bit 15—Transmit Clock Source bit (TCM) 8-18
- SCD0 bit 7-16
- SCD1 bit 7-16
- SCD2 bit 7-16
- SCI 1-17, 2-33
 - exceptions 8-26
 - Idle Line 8-27
 - Receive Data 8-26
 - Receive Data with Exception Status 8-26
 - Timer 8-27
 - Transmit Data 8-26
 - GPIO functionality 8-27
 - initialization 8-24
 - example 8-25
 - operating mode
 - Asynchronous 8-21
 - Synchronous 8-21
 - operating modes
 - Asynchronous 8-21
 - programming model 8-4
 - reset 8-22
 - state after reset 8-23
 - transmission priority
 - preamble, break, and data 8-26
- SCI (GPIO) 5-4
- SCI Clock Control Register (SCCR) 8-15
- SCI Clock Polarity bit (SCKP) 8-12
- SCI Clock Prescaler bit (SCP) 8-17
- SCI Control Register (SCR) 8-8
- SCI exceptions
 - Receive Data 8-26
- SCI pins
 - RXD, TXD, SCLK 8-3
- SCI Receive Register (SRX) 8-19
- SCI Receive with Exception Interrupt bit (REIE) 8-13
- SCI Serial Clock signal (SCLK) 8-4
- SCI Shift Direction bit (SSFTD) 8-9
- SCI Status Register (SSR) 8-13
- SCI Transmit Register (STX)
 - STX register 8-20
- SCK signal 7-6
- SCK0 2-27
- SCK1 signal 2-31
- SCKD bit 7-16
- SCKP bit 8-12
- SCLK signal 2-33, 8-4
- SCP bit 8-17
- SCR register 8-8
 - bits 0-2—Word Select bits (WDS0–WDS2) 8-8
 - bit 3—SCI Shift Direction bit (SSFTD) 8-9
 - bit 4—Send Break bit (SBK) 8-9
 - bit 5—Wakeup Mode Select bit (WAKE) 8-9
 - bit 6—Receiver Wakeup Enable bit (RWU) 8-10
 - bit 7—Wired-OR Mode Select bit (WOMS) 8-10
 - bit 8—Receiver Enable bit (RE) 8-10
 - bit 9—Transmitter Enable bit (TE) 8-11
 - bit 10—Idle Line Interrupt Enable bit (ILIE) 8-11
 - bit 11—Receive Interrupt Enable bit (RIE) 8-12
 - bit 12—Transmit Interrupt Enable bit (TIE) 8-12
 - bit 13—Timer Interrupt Enable bit (TMIE) 8-12
 - bit 14—Timer Interrupt Rate bit (STIR) 8-12
 - bit 15—SCI Clock Polarity bit (SCKP) 8-12
 - bit 16—SCI Receive with Exception Interrupt Enable bit (REIE) 8-13
- Select SC1 as Transmitter 0 Drive Enable bit (SSC1) 7-14
- Send Break bit (SBK) 8-9
- Serial Clock signal (SCK) 7-6
- serial clock signal (SCK0) 2-27
- serial clock signal (SCK1) 2-31
- serial clock signal (SCLK) 2-33
- Serial Communication Interface (SCI) 2-33
- Serial Communications Interface (SCI) 1-17, 2-3, 8-3
- Serial Control 0 Direction bit (SCD0) 7-16
- serial control 0 signal (SC0) 7-6, 7-8
- serial control 0 signal (SC00) 2-25
- serial control 0 signal (SC10) 2-29
- Serial Control 1 Direction bit (SCD1) 7-16
- serial control 1 signal (SC01) 2-25
- serial control 1 signal (SC1) 7-7

T

- serial control 1 signal (SC11) 2-29
- Serial Control 2 Direction bit (SCD2) 7-16
- serial control 2 signal (SC02) 2-26
- serial control 2 signal (SC12) 2-30
- Serial Input Flag 0 bit (IF0) 7-28
- Serial Input Flag 1 bit (IF1) 7-28
- Serial Output Flag bits (OF0–OF1) 7-15
- serial protocol
 - in OnCE module 10-23
- serial receive data signal (RXD) 2-33
- Serial Receive Data signal (SRD) 7-5
- serial receive data signal (SRD0) 2-27
- serial receive data signal (SRD1) 2-31
- Serial Transmit Data signal (STD) 7-4
- serial transmit data signal (STD0) 2-28
- serial transmit data signal (STD1) 2-32
- serial transmit data signal (TXD) 2-33
- SHFD bit 7-17
- Shift Direction bit (SHFD) 7-17
- signal groupings 2-3, 2-4
- signals 2-3
- Sixteen-bit Compatibility 3-3
- Size register (SZ) 1-11
- Software Debug Occurrence bit (SWO) 10-8
- SP 1-11
- SR register 1-10
- SRAM
 - interfacing 1-13
- SRD signal 7-5
- SRD0 2-27
- SRD1 2-31
- SRX
 - read as SRXL, SRXM, SRXH 8-19
- SRX register 8-19
- SS 1-11
- SSC1 bit 7-14
- SSFTD bit 8-9
- SSISR register 7-27
 - bit 0—Serial Input Flag 0 bit (IF0) 7-28
 - bit 1—Serial Input Flag 1 bit (IF1) 7-28
 - bit 2—Transmit Frame Sync Flag bit (TFS) 7-28
 - bit 3—Receive Frame Sync Flag bit (RFS) 7-28
 - bit 4—Transmitter Underrun Error Flag bit (TUE) 7-29
 - bit 5—Receiver Overrun Error Flag bit (ROE) 7-29
 - bit 6—Transmit Data Register Empty bit (TDE) 7-29
 - bit 7—Receive Data Register Full bit (RDF) 7-30
- SSR register 8-13
 - bit 1—Transmitter Empty bit (TRNE) 8-13
 - bit 2—Receive Data Register Full bit (RDRF) 8-14
 - bit 2—Transmit Data Register Empty bit (TDRE) 8-13
 - bit 3—Idle Line Flag bit (IDLE) 8-14
 - bit 4—Overrun Error Flag bit (OR) 8-14
 - bit 5—Parity Error bit (PE) 8-14
 - bit 6—Framing Error Flag bit (FE) 8-15
 - bit 7—Received Bit 8 Address bit (R8) 8-15
- Stack Counter register (SC) 1-11
- Stack Pointer (SP) 1-11
- standby
 - mode
 - Stop 1-7
 - Wait 1-7
- Status Register (SR) 1-10
- STD signal 7-4
- STD0 2-28
- STD1 2-32
- STIR bit 8-12
- stop
 - standby mode 1-7
- STX register
 - read as STXL, STXM, STXH, and STXA 8-20
- SWO bit 10-8
- SYN bit 7-18
- System Stack (SS) 1-11
- SZ register 1-11

T

- \overline{TA} signal 2-11
- TAP 1-11
- TAP controller 11-6
- TC0–TC3 bits 9-10
- TCF bit 9-14
- TCIE bit 9-9
- TCK pin 11-5
- TCK signal 2-35
- TCM bit 8-18
- TCPR register 9-15
- TCR register 9-16
- TCSR register 9-9

- bit 0—Timer Enable bit (TE) 9-9
- bit 1—Timer Overflow Interrupt Enable bit (TOIE) 9-9
- bit 2—Timer Compare Interrupt Enable bit (TCIE) 9-9
- bits 4–7—Timer Control bits (TC0–TC3) 9-10
- bit 8—Inverter bit (INV) 9-11
- bit 9—Timer Reload Mode bit (TRM) 9-13
- bit 11—Direction bit (DIR) 9-13
- bit 12—Data Input bit (DI) 9-13
- bit 13—Data Output bit (DO) 9-14
- bit 15—Prescaler Clock Enable bit (PCE) 9-14
- bit 20—Timer Overflow Flag bit (TOF) 9-14
- bit 21—Timer Compare Flag bit (TCF) 9-14
- reserved bits—bits 3, 10, 14, 16–19, 22, 23 9-15
- TDE bit 7-29
- TDI pin 11-5
- TDI signal 2-35
- TDO pin 11-5
- TDO signal 2-36
- TDRE bit 8-13
- TE bit 8-11, 9-9
- TE0 bit 7-24
- TE1 bit 7-23
- TE2 bit 7-22
- TEIE bit 7-27
- Test Access Port (TAP) 1-11, 11-3
- Test Clock Input pin (TCK) 11-5
- Test Data Input pin (TDI) 11-5
- Test Data Output pin (TDO) 11-5
- Test Mode Select Input pin (TMS) 11-5
- Test Reset Input pin ($\overline{\text{TRST}}$) 11-5
- TFS bit 7-28
- TIE bit 7-26, 8-12
- Time Slot Register (TSR) 7-34
- timer
 - special cases 9-27
- Timer (GPIO) 5-4
- timer 0 signal (TIO0) 2-34
- timer 1 signal (TIO1) 2-34
- timer 2 signal (TIO2) 2-35
- Timer Compare Flag bit (TCF) 9-14
- Timer Compare Interrupt Enable bit (TCIE) 9-9
- Timer Compare Register (TCPR) 9-15
- Timer Control bits (TC0–TC3) 9-10
- Timer Control/Status Register (TCSR) 9-9
- Timer Count Register (TCR) 9-16
- Timer Enable bit (TE) 9-9
- Timer Interrupt Enable bit (TMIE) 8-12
- Timer Interrupt Rate bit (STIR) 8-12
- Timer Load Register (TLR) 9-15
- timer mode
 - mode 0—GPIO 9-17
 - mode 1—timer pulse 9-18
 - mode 2—timer toggle 9-19
 - mode 3—timer event counter 9-20
 - mode 4—measurement input width 9-21
 - mode 5—measurement input period 9-22
 - mode 6—measurement capture 9-23
 - mode 7—pulse width modulation 9-24
 - mode 8—reserved 9-25
 - mode 9—watchdog pulse 9-25
 - mode 10—measurement toggle 9-26
 - modes 11–15—reserved 9-27
- Timer module 1-17, 2-34
 - architecture 9-3
 - programming model 9-5
 - timer block diagram 9-4
- Timer Overflow Flag bit (TOF) 9-14
- Timer Overflow Interrupt Enable bit (TOIE) 9-9
- Timer Prescaler Count Register (TPCR) 9-8
- Timer Prescaler Load Register (TPLR) 9-7
- Timer Reload Mode bit (TRM) 9-13
- Timers 2-3
- TLIE bit 7-26
- TLR register 9-15
- TME bit 10-8
- TMIE bit 8-12
- TMS pin 11-5
- TMS signal 2-36
- TO bit 10-9
- TOF bit 9-14
- TOIE bit 9-9
- TPCR register 9-8
 - bits 0–20—Prescaler Counter Value bits (PC0–PC20) 9-9
 - bit 21–23—reserved bits 9-9
 - reserved bits—bits 21–23 9-9
- TPLR register 9-7
 - bits 0–20—Prescaler Load Value bits (PL0–PL20) 9-7
 - bits 21–22—Prescaler Source bits (PL0–PL20) 9-7
 - bit 23—reserved bit 9-8
 - reserved bit—bit 23 9-8
- Trace buffer 10-21
- Trace mode
 - enabling 10-18
 - in OnCE module 10-15
- Trace Mode Enable bit (TME) 10-8
- Trace Occurrence bit (TO) 10-9

V

transfer acknowledge signal 2-11
 Transmit 0 Enable bit (TE0) 7-24
 Transmit 1 Enable bit (TE1) 7-23
 Transmit 2 Enable bit (TE2) 7-22
 Transmit Byte Registers (TXH, TXM, TXL) 6-29
 Transmit Clock Source bit (TCM) 8-18
 Transmit Data Register Empty bit (TDE) 7-29
 Transmit Data Register Empty bit (TDRE) 8-13
 Transmit Data Register Empty bit (TXDE) 6-26
 Transmit Data signal (TXD) 8-4
 Transmit Exception Interrupt Enable bit (TEIE) 7-27
 Transmit Frame Sync Flag bit (TFS) 7-28
 transmit host request signal ($\overline{\text{HTRQ}}$ /HTRQ) 2-23
 Transmit Interrupt Enable bit (TIE) 7-26, 8-12
 Transmit Last Slot Interrupt Enable bit (TLIE) 7-26
 Transmit Request Enable bit (TREQ) 6-23
 Transmit Shift Registers 7-33
 Transmit Slot Mask Registers (TSMA, TSMB) 7-34
 Transmitter Empty bit (TRNE) 8-13
 Transmitter Enable bit (TE) 8-11
 Transmitter Ready bit (TRDY) 6-27
 Transmitter Underrun Error Flag bit (TUE) 7-29
 TRDY bit 6-27
 TREQ bit 6-23
 triple timer module 1-17
 TRM bit 9-13
 TRNE bit 8-13
 $\overline{\text{TRST}}$ pin 11-5
 TSMA, TSMB registers 7-34
 TSR register 7-34
 TUE bit 7-29
 TX2, TX1, TX0 registers 7-34
 TXD signal 2-33, 8-4
 TXDE bit 6-26
 TXH, TXM, TXL registers 6-29

V

VBA register 1-11
 Vector Base Address register (VBA) 1-11

W

wait
 standby mode 1-7
 WAKE bit 8-9

Wakeup Mode Select bit (WAKE) 8-9
 WDS0-WDS2 bits 8-8
 Wired-OR Select bit (WOMS) 8-10
 WL0-WL1 bits 7-14
 WOMS bit 8-10
 Word Length Control bits (WL0-WL1) 7-14
 Word Select bits (WDS0-WDS2) 8-8
 $\overline{\text{WR}}$ signal 2-10
 write enable signal 2-10

X

X data RAM 3-6
 X Memory Address Bus (XAB) 1-13
 X Memory Data Bus (XDB) 1-13
 X Memory Expansion Bus 1-13
 XAB 1-13
 XDB 1-13
 XTAL 2-7
 XTAL Disable bit (XTLD) 4-18
 XTLD bit 4-18

Y

Y data RAM 3-7
 Y Memory Address Bus (YAB) 1-13
 Y Memory Data Bus (YDB) 1-13
 Y Memory Expansion Bus 1-13
 YAB 1-13
 YDB 1-13

1

DSP56302 OVERVIEW

2

SIGNAL/CONNECTION DESCRIPTIONS

3

MEMORY CONFIGURATION

4

CORE CONFIGURATION

5

GENERAL PURPOSE I/O

6

HOST INTERFACE (HI08)

7

ENHANCED SYNCHRONOUS SERIAL INTERFACE

8

SERIAL COMMUNICATION INTERFACE (SCI)

9

TIMER MODULE

10

ON-CHIP EMULATION MODULE

11

JTAG PORT

A

BOOTSTRAP PROGRAM

B

EQUATES

C

BSDL LISTING

D

PROGRAMMING REFERENCE

I

INDEX

DSP56302 OVERVIEW	1
SIGNAL/CONNECTION DESCRIPTIONS	2
MEMORY CONFIGURATION	3
CORE CONFIGURATION	4
GENERAL PURPOSE I/O	5
HOST INTERFACE (HI08)	6
ENHANCED SYNCHRONOUS SERIAL INTERFACE	7
SERIAL COMMUNICATION INTERFACE (SCI)	8
TIMER MODULE	9
ON-CHIP EMULATION MODULE	10
JTAG PORT	11
BOOTSTRAP PROGRAM	A
EQUATES	B
BSDL LISTING	C
PROGRAMMING REFERENCE	D
INDEX	I